MULTI-CORE COMPUTING UNIT FOR ARTIFICIAL NEURAL NETWORKS IN FPGA CHIP

被引：0

作者：

Bohrn, Marek ^{[1
]}

Fujcik, Lukas ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Microelect, Brno, Czech Republic

来源：

ICINCO 2009: PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL 1: INTELLIGENT CONTROL SYSTEMS AND OPTIMIZATION | 2009年

关键词：

Artificial neural networks; Computation acceleration; FPGA; VHDL; Spartan-3;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes a design and features of a multi-core unit for performing computing operations required for artificial neural network functioning. Its purpose is to speed up computing operations of the neural network. The number of computing cores can be altered as needed to achieve the required performance. VHDL language has been used to build this module. It has been optimized for the Spartan-3 family FPGA chips from Xilinx. These chips are favorable because of their low price and a high number of on-chip multipliers and block memory units. Spartan-3 chips facilitate parallel computing operations within neural networks to a very high level and thus help to achieve high computing power.

引用

页码：149 / 152

页数：4

共 50 条

[31] An FPGA implementation for neural networks with the FDFM processor core approach [J].

Ago, Yuki ;

Ito, Yasuaki ;

Nakano, Koji .

INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2013, 28 (04) :308-320

[32] FPGA vs. Multi-core CPUs vs. GPUs: Hands-On Experience with a Sorting Application [J].

Grozea, Cristian ;

Bankovic, Zorana ;

Laskov, Pavel .

FACING THE MULTICORE-CHALLENGE: ASPECTS OF NEW PARADIGMS AND TECHNOLOGIES IN PARALLEL COMPUTING, 2010, 6310 :105-+

[33] Efficient Distributed Memory Management in a Multi-Core H.264 Decoder on FPGA [J].

Zhang, Jiajie ;

Yu, Zheng ;

Yu, Zhiyi ;

Zhang, Kexin ;

Lu, Zhonghai ;

Jantsch, Axel .

INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2013,

[34] Toward Multi-FPGA Acceleration of the Neural Networks [J].

Biookaghazadeh, Saman ;

Ravi, Pravin Kumar ;

Zhao, Ming .

ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2021, 17 (02)

[35] An FPGA-Based Multi-Core System for Synthetic Aperture Radar Data Processing [J].

Hou, Ning ;

Zhang, Duoli ;

Du, Gaoming ;

Song, Yukun .

PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, :38-41

[36] Multi-core FPGA Implementation of ECC with Homogeneous Co-Z Coordinate Representation [J].

Peng, Bo-Yuan ;

Hsu, Yuan-Che ;

Chen, Yu-Jia ;

Chueh, Di-Chia ;

Cheng, Chen-Mou ;

Yang, Bo-Yin .

CRYPTOLOGY AND NETWORK SECURITY, CANS 2016, 2016, 10052 :637-647

[37] An Efficient VHDL Implementation of two Artificial Neural Networks on Zynq-7000 FPGA [J].

Sadeghikhah, Kaveh ;

Zhang, Lei ;

Paranjape, Raman .

2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE, 2023,

[38] Chip level lithography verification system with artificial neural networks [J].

Shin, J ;

Choi, J ;

Jung, D ;

Lee, J ;

Yoo, M ;

Kong, J .

Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 :124-130

[39] A Performance evaluation of a Probabilistic Parallel Genetic Algorithm: FPGA vs. Multi-core Processor [J].

Jewajinda, Yutana .

2013 INTERNATIONAL COMPUTER SCIENCE AND ENGINEERING CONFERENCE (ICSEC), 2013, :298-301

[40] The Hardware System of Online-teaching Database System Based on FPGA and Multi-core DSP [J].

Li, Yaqin ;

Yuan, Cao ;

Gong, Cheng .

PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ELECTRONIC, MECHANICAL, INFORMATION AND MANAGEMENT SOCIETY (EMIM), 2016, 40 :1035-1040

← 1 2 3 4 5 →