MULTI-CORE COMPUTING UNIT FOR ARTIFICIAL NEURAL NETWORKS IN FPGA CHIP

被引：0

作者：

Bohrn, Marek ^{[1
]}

Fujcik, Lukas ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Microelect, Brno, Czech Republic

来源：

ICINCO 2009: PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL 1: INTELLIGENT CONTROL SYSTEMS AND OPTIMIZATION | 2009年

关键词：

Artificial neural networks; Computation acceleration; FPGA; VHDL; Spartan-3;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes a design and features of a multi-core unit for performing computing operations required for artificial neural network functioning. Its purpose is to speed up computing operations of the neural network. The number of computing cores can be altered as needed to achieve the required performance. VHDL language has been used to build this module. It has been optimized for the Spartan-3 family FPGA chips from Xilinx. These chips are favorable because of their low price and a high number of on-chip multipliers and block memory units. Spartan-3 chips facilitate parallel computing operations within neural networks to a very high level and thus help to achieve high computing power.

引用

页码：149 / 152

页数：4

共 50 条

[21] A Prospect of Achieving Artificial Neural Networks through FPGA [J].

Kansal, Siddhant ;

Sikri, Manas ;

Gupta, Archit ;

Sharma, Manoj .

2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, :351-356

[22] Efficient Hardware Implementation of Artificial Neural Networks on FPGA [J].

Khalil, Kasem ;

Mohaidat, Tamador ;

Darwich, Mahmoud ;

Kumar, Ashok ;

Bayoumi, Magdy .

2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, :233-237

[23] FPGA Realization of Activation Function for Artificial Neural Networks [J].

Saichand, Venakata ;

Nirmala, Devi M. ;

Arumugam., S. ;

Mohankumar, N. .

ISDA 2008: EIGHTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS, VOL 3, PROCEEDINGS, 2008, :159-164

[24] Artificial Neural Networks in an Inertial Measurement Unit [J].

Tejmlova, Lenka ;

Sebesta, Jiri ;

Zelina, Petr .

PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA 2016), 2016, :176-180

[25] Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-Core Processors [J].

Theoharoulis, Kostas ;

Antoniadis, Charalambos ;

Bellas, Nikolaos ;

Antonopoulos, Christos D. .

2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, :65-68

[26] MCSim: A Multi-Core Cache Simulator Accelerated on a Resource-constrained FPGA [J].

Shah, Shivani ;

Rao, Nanditha P. .

PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, :155-158

[27] Accelerating a random forest classifier: multi-core, GP-GPU, or FPGA? [J].

Van Essen, Brian ;

Macaraeg, Chris ;

Gokhale, Maya ;

Prenger, Ryan .

2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, :232-239

[28] A Neuron Library for Rapid Realization of Artificial Neural Networks on FPGA: A Case Study of Rossler Chaotic System [J].

Koyuncu, Ismail ;

Sahin, Ibrahim ;

Gloster, Clay ;

Saritekin, Namik Kemal .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (01)

[29] On the design, control, and use of a reconfigurable heterogeneous multi-core system-on-a-chip [J].

Kwok, Tyrone Tai-On ;

Kwok, Yu-Kwong .

2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, :403-413

[30] Artificial neural networks: fundamentals, computing, design, and application [J].

Basheer, IA ;

Hajmeer, M .

JOURNAL OF MICROBIOLOGICAL METHODS, 2000, 43 (01) :3-31

← 1 2 3 4 5 →