MULTI-CORE COMPUTING UNIT FOR ARTIFICIAL NEURAL NETWORKS IN FPGA CHIP

被引:0
|
作者
Bohrn, Marek [1 ]
Fujcik, Lukas [1 ]
机构
[1] Brno Univ Technol, Dept Microelect, Brno, Czech Republic
来源
ICINCO 2009: PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL 1: INTELLIGENT CONTROL SYSTEMS AND OPTIMIZATION | 2009年
关键词
Artificial neural networks; Computation acceleration; FPGA; VHDL; Spartan-3;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This article describes a design and features of a multi-core unit for performing computing operations required for artificial neural network functioning. Its purpose is to speed up computing operations of the neural network. The number of computing cores can be altered as needed to achieve the required performance. VHDL language has been used to build this module. It has been optimized for the Spartan-3 family FPGA chips from Xilinx. These chips are favorable because of their low price and a high number of on-chip multipliers and block memory units. Spartan-3 chips facilitate parallel computing operations within neural networks to a very high level and thus help to achieve high computing power.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [1] Artificial Neural Network Emulation on NOC based Multi-Core FPGA Platform
    Mand, Nowshad Painda
    Robino, Francesco
    Oberg, Johnny
    2012 NORCHIP, 2012,
  • [2] Application of Multi-core Parallel Computing in FPGA Placement
    Huang, Bohu
    Zhang, Haibin
    2013 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA), 2013, : 884 - 889
  • [3] Virtualized On-Chip Distributed Computing for Heterogeneous Reconfigurable Multi-Core Systems
    Werner, Stephan
    Oey, Oliver
    Goehringer, Diana
    Huebner, Michael
    Becker, Juergen
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 280 - 283
  • [4] A Hybrid Performance Prediction Approach for Fully-Connected Artificial Neural Networks on Multi-core Platforms
    Dariol, Quentin
    Le Nours, Sebastien
    Pillement, Sebastien
    Stemmer, Ralf
    Helms, Domenik
    Gruettner, Kim
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2022, 2022, 13511 : 250 - 263
  • [5] Teaching Research and Practice of FPGA-based Multi-core Parallel Computing Course
    Li, Ying
    Zhang, Jiong
    Ren, Xin
    10TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION (ICCSE 2015), 2015, : 300 - 303
  • [6] FPGA-BASED MULTI-CORE PROCESSOR
    Wojcik, Wojciech
    Dlugopolski, Jacek
    COMPUTER SCIENCE-AGH, 2013, 14 (03): : 459 - 474
  • [7] Hybrid Multi-Core Recurrent Architecture Approbation on FPGA
    Stepchenkov, Yury
    Shikunov, Yury
    Morozov, Nikolai
    Orlov, Georgy
    Khilko, Dmitry
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1705 - 1708
  • [8] Multi-Core FPGA Execution for Electromagnetic Simulation by FDTD
    Hayakawa, Kiyoshi
    Yamano, Ryusuke
    2015 2ND INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING ICISCE 2015, 2015, : 831 - 835
  • [9] Realization of Artificial Neural Networks on FPGA
    Ersoy, Mevlut
    Kumral, Cem Deniz
    ARTIFICIAL INTELLIGENCE AND APPLIED MATHEMATICS IN ENGINEERING PROBLEMS, 2020, 43 : 418 - 428
  • [10] Fast Yet Accurate Timing and Power Prediction of Artificial Neural Networks Deployed on Clock-Gated Multi-Core Platforms
    Dariol, Quentin
    Le Nours, Sebastien
    Pillement, Sebastien
    Stemmer, Ralf
    Helms, Domenik
    Gruettner, Kim
    PROCEEDINGS OF SYSTEM ENGINEERING FOR CONSTRAINED EMBEDDED SYSTEMS, DRONESE AND RAPIDO 2023, 2023, : 79 - 86