Doping and Dopingless Tunnel Field Effect Transistor

被引:6
|
作者
Singh, Prabhat [1 ]
Samajdar, Dip Prakash [2 ]
Yadav, Dharmendra Singh [1 ]
机构
[1] Natl Inst Technol, Elect & Commun Engg Dept, Hamirpur, HP, India
[2] PDPM IIITDM, Elect & Commun Engg Dept, Jabalpur, MP, India
关键词
Sub-threshold slope; Ambipolar; Doping; Dopingless; Gate engineering; Drain engineering; Work function; Charge plasma; Random doping fluctuation; RANDOM DOPANT FLUCTUATION; GATE; PROPOSAL; DESIGN;
D O I
10.1109/I2CT51068.2021.9418076
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For Low power consumption, an emerging device that depends on lowering the supply voltage with downscaling is proposed which is known as the Tunnel-FET (TFET). In general, MOSFETS (Metal Oxide Semiconductor Field Effect Transistors) is used for the low power transistors. Still, the SS (Sub-threshold Swing) of MOSFET is bounded to 60 mv/decade for further reduction in supply voltage. The dynamic and static power consumption of MOSFETs is increased with the downscaling. Hence, for energy-efficient and low power consumption with improved sub-threshold swing, TFET is auspicious replacement of MOSFETs. The structure of MOSFET and TFET is approximately like each other with a different fundamental working mechanism. TFET is a gated p-i-n diode structure, and current conduction in between the energy bands of the channel and source by switching mechanism of quantum tunneling (band to band tunnel mechanisms) through a barrier. This paper aims to do a literature review of TFET from physically doped TFET to Dopingless TFETs. This survey paper studies and reviews physically doped Double Gate TFET (DG-TFET) available for design. After that, dopingless TFET is studied and shows its dominating performance.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Analog/RF Performance Comparison of Junctionless and Dopingless Field Effect Transistor
    Sahu, Chitrakant
    Parmar, Jaydeep Singh
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS AND ELECTRONICS (COMPTELIX), 2017, : 606 - 611
  • [22] Temperature based performance analysis of doping-less Tunnel Field Effect Transistor
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Agrawal, Rahul
    Prajapati, Gaurav
    Tirkey, Sukeshni
    Raad, Bhagwan Ram
    Bajaj, Varun
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [23] Junctionless Tunnel Field Effect Transistor
    Ghosh, Bahniman
    Akram, Mohammad Waseem
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 584 - 586
  • [24] Design and investigation of negative capacitance-based core-shell dopingless nanotube tunnel field-effect transistor
    Apoorva
    Kumar, Naveen
    Amin, S. Intekhab
    Anand, Sunny
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (07) : 686 - 694
  • [25] Doping-less Tunnel Field-effect Transistor with a Gate Insulator Stack to Adjust Tunnel Barrier
    Jeon, Min Gyu
    Lee, Kang
    Kim, Sangwan
    Kim, Garam
    Kim, Jang Hyun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (02) : 61 - 68
  • [26] Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor
    Jhaveri, Ritesh
    Nagavarapu, Venkatagirish
    Woo, Jason C. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) : 80 - 86
  • [27] Influence of Doping and Splitting of Source in a Group IV Material Based Tunnel Field Effect Transistor
    Basu, Rikmantra
    Giri, Preeti
    Kumar, Harshvardhan
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (05) : 2691 - 2699
  • [28] Double-gate tunnel field-effect transistor with inner doping and spacer regions
    Kim, Hyun Woo
    Kwon, Daewoong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (12)
  • [29] A Novel Self-Aligned Dopingless Symmetric Tunnel Field Effect Transistor (DL-STFET): A Process Variations Tolerant Design
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Kunal Singh
    Silicon, 2022, 14 : 229 - 237
  • [30] Performance Analysis of Doping Less Nanotube Tunnel Field Effect Transistor for High Speed Applications
    Arun Jayakar, S.
    Rajesh, T.
    Vignesh, N. A.
    Kanithan, S.
    SILICON, 2022, 14 (12) : 7297 - 7304