Novel Single-phase Nine-level PWM Inverter for Grid Connected Solar PV Farms

被引:0
作者
Ali, Ahmed I. M. [1 ]
Mohamed, Essam E. M. [1 ]
Sayed, Mahmoud A. [1 ,2 ]
Saeed, Mahmoud S. R. [1 ]
机构
[1] South Valley Univ, Fac Engn, Elec Engn Dept, Qena, Egypt
[2] Nagoya Inst Technol, Nagoya, Aichi, Japan
来源
PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMPUTER ENGINEERING (ITCE' 2018) | 2018年
关键词
Multilevel inverters; MPPT; P&O; PVGS; PWM; Voltage balance; MULTILEVEL CONVERTER; REDUCED NUMBER; TOPOLOGY; PERTURB;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper introduces a new asymmetrical multilevel inverter (MLI) for photovoltaic generation systems (PVGS). The proposed MLI utilizes a single dc source, PV array, and four series-connected capacitors to generate the nine-level output voltage at reduced number of switching devices. The proposed inverter is composed of the main and auxiliary circuits. The main circuit is a single-phase H-bridge inverter, which is responsible for the output voltage polarity. The auxiliary circuit is a special structure of switching devices to achieve the multilevel output voltage. Perturb and observe technique (P&O) is used for maximum power point tracking (MPPT) of the PV array. Capacitors voltage balancing and MPPT are executed using Multilevel Boost Converter (MLBC). The suggested MLI provides number of advantages over traditional ones such as; an increased output voltage levels at a reduced switches number, single isolated dc supply is needed, low switching loss, low total harmonic distortion (THD), low dv/dt stress on the switches and hence, low switches ratings and cost. The grid-tied PVGS, which applies the MLI, is simulated using MATLAB/SIMULINK software. A real time validation of the PVGS has been carried out.
引用
收藏
页码:435 / 440
页数:6
相关论文
共 23 条
[1]  
Ali AIM, 2016, PROCEEDINGS OF 2016 EIGHTEENTH INTERNATIONAL MIDDLE EAST POWER SYSTEMS CONFERENCE (MEPCON), P656, DOI 10.1109/MEPCON.2016.7836962
[2]   A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches [J].
Babaei, Ebrahim ;
Laali, Sara ;
Bayat, Zahra .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (02) :922-929
[3]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[4]   Perturb and Observe MPPT algorithm with a current controller based on the sliding mode [J].
Bianconi, Enrico ;
Calvente, Javier ;
Giral, Roberto ;
Mamarelis, Emilio ;
Petrone, Giovanni ;
Ramos-Paja, Carlos Andres ;
Spagnuolo, Giovanni ;
Vitelli, Massimo .
INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2013, 44 (01) :346-356
[5]   Multilevel inverters for low-power application [J].
De, S. ;
Banerjee, D. ;
Kumar, K. Siva ;
Gopakumar, K. ;
Ramchand, R. ;
Patel, C. .
IET POWER ELECTRONICS, 2011, 4 (04) :384-392
[6]   Operation, Control, and Applications of the Modular Multilevel Converter: A Review [J].
Debnath, Suman ;
Qin, Jiangchao ;
Bahrani, Behrooz ;
Saeedifard, Maryam ;
Barbosa, Peter .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (01) :37-53
[7]   Real-Time Efficiency Boosting for PV Systems using MPPT based on sliding mode [J].
Farhat, Maissa ;
Barambones, Oscar ;
Sbita, Lassaad .
CLEAN, EFFICIENT AND AFFORDABLE ENERGY FOR A SUSTAINABLE FUTURE, 2015, 75 :361-366
[8]   Optimization of perturb and observe maximum power point tracking method [J].
Femia, N ;
Petrone, G ;
Spagnuolo, G ;
Vitelli, M .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (04) :963-973
[9]   Multilevel inverter topology based on series connected switched sources [J].
Gupta, Krishna Kumar ;
Jain, Shailendra .
IET POWER ELECTRONICS, 2013, 6 (01) :164-174
[10]   Performance evaluation of a simple and general space vector pulse-width modulation-based M-level inverter including over-modulation operation [J].
Jana, Kartick Chandra ;
Biswas, Sujit K. ;
Chowdhury, Suparna Kar .
IET POWER ELECTRONICS, 2013, 6 (04) :809-817