A pulse-type hardware bursting neuron model

被引：0
|
作者：
Saeki, K [1 ]
Sekine, Y
Aihara, K
机构：
[1] Nihon Univ, Coll Sci & Technol, Funabashi, Chiba 2748501, Japan
[2] Univ Tokyo, Tokyo 1138656, Japan
[3] Japan Sci & Technol Co, Tokyo 1138656, Japan
来源：
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS | 2001年 / 84卷 / 03期
关键词：
hardware neuron model; bursting firing phenomena; negative resistance device; BVP model; pulse-type neuron model;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A number of studies have recently been made on hardware implementation of a neuron model for applications to information processing functions of neural networks. We previously proposed a pulse-type hardware neuron model composed of a negative resistance circuit, resistors, and capacitors. In this paper, we propose a new pulse-type hardware bursting neuron model on the basis of the-previous study. First, we show that the pulse-type hardware-neuron model has the features of the BVP equations. Next, we show that the pulse-type hardware bursting neuron model can be constructed by making full use of the modified BVP equations with three adjustable parameters. (C) 2001 Scripta Technica, Electron Comm Jpn Pt 2, 84(3): 36-43, 2001.
引用
收藏
页码：36 / 43
页数：8
相关论文
共 50 条
  • [1] A pulse-type hardware neuron model with beating, bursting excitation and plateau potential
    Maeda, Y
    Makino, H
    BIOSYSTEMS, 2000, 58 (1-3) : 93 - 100
  • [2] Pulse-type bursting neuron model using enhancement mode MOSFETs
    Saeki, K
    Sekine, Y
    Aihara, K
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2002, 85 (11): : 1 - 7
  • [3] Internal states of pulse-type hardware neuron model with chaotic dynamics
    Someya, K
    Shinozaki, H
    Miyata, E
    Sekine, Y
    ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4, 1996, : 846 - 851
  • [4] Pulse-type hardware chaotic neuron model and its bifurcation phenomena
    Someya, K
    Shinozaki, H
    Sekine, Y
    NEURAL NETWORKS, 1999, 12 (01) : 153 - 161
  • [5] Synchronization of Coupled Pulse-Type Hardware Neuron Models for CPG Model
    Saito, Ken
    Saeki, Katsutoshi
    Sekine, Yoshifumi
    IJCNN: 2009 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1- 6, 2009, : 3391 - +
  • [6] Pulse-type hardware chaotic neuron model and its bifurcation phenomena
    Someya, K
    Shinozaki, H
    Sekine, Y
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1998, 81 (02): : 55 - 62
  • [7] Pulse-type hardware chaotic neuron model and its bifurcation phenomena
    Someya, Kazutaka
    Shinozaki, Hidekazu
    Sekine, Yoshifumi
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1998, 81 (02): : 55 - 62
  • [8] Development of Mountable Pulse-Type Hardware Neuron Model Integrated Circuit on MEMS Microrobot
    Takato, M.
    Naito, Y.
    Maezumi, K.
    Ishihara, Y.
    Okane, Y.
    Oku, H.
    Tatani, M.
    Saito, K.
    Uchikoba, F.
    2015 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2015, : 413 - 417
  • [9] Development of mountable pulse-type hardware neuron model integrated circuit on MEMS microrobot
    Precision Machinery Engineering, Graduate School of Science and Technology, Nihon University, Funabashi, Chiba, Japan
    不详
    ICEP-IAAC - Int. Conf. Electron. Packag. iMAPS All Asia Conf., (413-417):
  • [10] Extraction of phase information buried in fluctuation of a pulse-type hardware neuron model using STDP
    Saeki, Katsutoshi
    Hayashi, Yugo
    Sekine, Yoshifumi
    2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 1505 - +
12345