The Importance of Wafer Edge in Wafer Bonding Technologies and Related Wafer Edge Engineering Methods

被引：4

作者：

Knechtel, Roy ^{[1
]}

Schwarz, Uwe ^{[2
]}

Dempwolf, Sophia ^{[2
]}

Klingner, Holger ^{[2
]}

Nevin, Andy ^{[2
]}

Lindemann, Gunnar ^{[2
]}

Schikowski, Marc ^{[3
]}

机构：

[1] Schmalkalden Univ Appl Sci Autonomous Intelligent, Chair Carl Zeiss Fdn, D-98574 Schmalkalden, Germany

[2] X FAB MEMS Foundry GmbH, Haarbergstr 67, D-99097 Erfurt, Germany

[3] X FAB MEMS Foundry Itzehoe GmbH, Fraunhoferstr 1, D-25524 Itzehoe, Germany

来源：

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY | 2021年 / 10卷 / 07期

关键词：

Wafer Bonding; Wafer Edge; Semiconductor direct bonding; Glass Frit Bonding; Edge Trimming; Wafer Edge Engineering; Grinding;

D O I：

10.1149/2162-8777/ac0f14

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Wafer bonding is an important process step in microsystem technologies for processing engineered substrates and for capping. Usually, the work and literature are focused on the bonding of the main wafer area. However, in recent years MEMS technologies have become more complex, with more process steps after wafer bonding. Accordingly, the wafer edge is becoming more and more important, and must be engineered. Methods for realizing this are discussed in this paper.

引用

页数：11

共 50 条

[1] Yield implications of wafer edge engineering
Harris, KR
Ang, BY
MICROELECTRONIC YIELD, RELIABILITY, AND ADVANCED PACKAGING, 2000, 4229 : 70 - 78
[2] Wafer bonding for microsystems technologies
Gösele, U
Tong, QY
Schumacher, A
Kräuter, G
Reiche, M
Plössl, A
Kopperschmidt, P
Lee, TH
Kim, WJ
SENSORS AND ACTUATORS A-PHYSICAL, 1999, 74 (1-3) : 161 - 168
[3] Wafer-to-wafer bonding for microstructure formation
Schmidt, MA
PROCEEDINGS OF THE IEEE, 1998, 86 (08) : 1575 - 1585
[4] Adhesion quantification methods for wafer bonding
Vallin, Ö
Jonsson, K
Lindberg, U
MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2005, 50 (4-5) : 109 - 165
[5] Wafer Bonding for Processing Small Wafers in Large Wafer Facilities
Noori, Yasir J.
Skandalos, Ilias
Yan, Xingzhao
Zhelev, Nikolay
Hou, Yaonan
Gardes, Frederic
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (02): : 342 - 348
[6] STUDY ON WAFER EDGE TEST WITH OPTIMIZED TEST SOLUTION
Zhang, Yuxiang
Zhu, Yuanyuan
Zeng, Zhimin
2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
[7] Planarization of Wafer Edge Profile in Chemical Mechanical Polishing
Park, Yeongbong
Jeong, Hobin
Choi, Sungha
Jeong, Haedo
INTERNATIONAL JOURNAL OF PRECISION ENGINEERING AND MANUFACTURING, 2013, 14 (01) : 11 - 15
[8] Innovative metrology for wafer edge defectivity in immersion lithography
Pollentier, I.
Iwamoto, F.
Kocsis, M.
Somanchi, A.
Burkeen, F.
Vedula, S.
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3, 2007, 6518
[9] Analysis of Si Wet Etching Effect on Wafer Edge
Saito, Suguru
Okuyama, Atsushi
Takeo, Kenji
Hagimoto, Yoshiya
Iwamoto, Hayato
ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES XIII, 2016, 255 : 97 - 101
[10] Novel strategies of FSG-CMP for within-wafer uniformity improvement and wafer edge yield enhancement beyond 0.18 micro technologies
Chen, KW
Wang, YL
Chang, L
Liu, CW
Lin, YK
Wang, TC
Chang, ST
Lo, KY
2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 259 - 261

← 1 2 3 4 5 →