0.1 mu m MOSFET with super self-aligned shallow junction electrodes

被引：0

作者：

Ishii, M ^{[1
]}

Goto, K ^{[1
]}

Sakuraba, M ^{[1
]}

Matsuura, T ^{[1
]}

Murota, J ^{[1
]}

Kudoh, Y ^{[1
]}

Koyanagi, M ^{[1
]}

机构：

[1] TOHOKU UNIV,ELECT COMMUN RES INST,LAB ELECT INTELLIGENT SYST,AOBA KU,SENDAI,MIYAGI 98077,JAPAN

来源：

ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY | 1997年 / 1997卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Super Self-aligned Shallow junction Electrode MOSFET's((SEMOSFET)-E-3) with a 0.1 mu m gate length are fabricated by utilizing in-situ impurity doped selective epitaxy on the source/drain regions at 550 degrees C by Si1-xGex CVD. Normal saturation characteristics were observed and drastic improvements of the current drivability were performed by annealing and selective tungsten growth. Threshold voltage scarcely showed a shift with the gate length, which means that the short channel effect is greatly suppressed in (SE)-E-3-MOSFET. The results show very high potentials for an ultrasmall MOSFET, because the effective channel length is almost the same as the fabricated gate length and the source/drain junctions are extremely shallow.

引用

页码：441 / 449

页数：9

共 50 条

[41] Self-aligned implanted ground-plane fully depleted SOI MOSFET
Xiong, WZ
Colinge, JP
ELECTRONICS LETTERS, 1999, 35 (23) : 2059 - 2060
[42] Air-Spacer Self-Aligned Contact MOSFET for Future Dense Memories
Park, Jemin
Hu, Chemning
SISPAD: 2008 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2008, : 313 - 316
[43] FinFET - A self-aligned double-gate MOSFET scalable to 20 nm
Hisamoto, D
Lee, WC
Kedzierski, J
Takeuchi, H
Asano, K
Kuo, C
Anderson, E
King, TJ
Bokor, J
Hu, CM
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2320 - 2325
[44] Gate Last MOSFET with Air Spacer and Self-Aligned Contacts for Dense Memories
Park, Jemin
Hu, Chenming
PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 105 - 106
[45] A NOVEL SELF-ALIGNED OXYGEN (SALOX) IMPLANTED SOI MOSFET DEVICE STRUCTURE
TZENG, JC
BAERG, W
TING, C
SIU, B
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1987, 21 (2-4) : 112 - 115
[46] Air-Spacer MOSFET With Self-Aligned Contact for Future Dense Memories
Park, Jemin
Hu, Chenming
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1368 - 1370
[47] SUBMICROMETER SALICIDE CMOS DEVICES WITH SELF-ALIGNED SHALLOW DEEP JUNCTIONS
LU, CY
SUNG, JJ
YU, CHD
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (11) : 487 - 489
[48] SELF-ALIGNED COBALT DISILICIDE FOR GATE AND INTERCONNECTION AND CONTACTS TO SHALLOW JUNCTIONS
MURARKA, SP
FRASER, DB
SINHA, AK
LEVINSTEIN, HJ
LLOYD, EJ
LIU, R
WILLIAMS, DS
HILLENIUS, SJ
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (10) : 2108 - 2115
[49] SELF-ALIGNED SILICIDED SHALLOW P+ JUNCTIONS FOR CMOS APPLICATIONS
WANG, LK
TAUR, Y
DELINE, VR
TING, CY
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (11) : C470 - C470
[50] METAL-GATE SELF-ALIGNED MOSFET USING NITRIDE OXIDE.
Schmidt, Martin A.
Raffel, Jack I.
Terry, Fred L.
Senturia, Stephen D.
IEEE Transactions on Electron Devices, 1985, ED-32 (03) : 643 - 648

← 1 2 3 4 5 →