0.1 mu m MOSFET with super self-aligned shallow junction electrodes

被引：0

作者：

Ishii, M ^{[1
]}

Goto, K ^{[1
]}

Sakuraba, M ^{[1
]}

Matsuura, T ^{[1
]}

Murota, J ^{[1
]}

Kudoh, Y ^{[1
]}

Koyanagi, M ^{[1
]}

机构：

[1] TOHOKU UNIV,ELECT COMMUN RES INST,LAB ELECT INTELLIGENT SYST,AOBA KU,SENDAI,MIYAGI 98077,JAPAN

来源：

ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY | 1997年 / 1997卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Super Self-aligned Shallow junction Electrode MOSFET's((SEMOSFET)-E-3) with a 0.1 mu m gate length are fabricated by utilizing in-situ impurity doped selective epitaxy on the source/drain regions at 550 degrees C by Si1-xGex CVD. Normal saturation characteristics were observed and drastic improvements of the current drivability were performed by annealing and selective tungsten growth. Threshold voltage scarcely showed a shift with the gate length, which means that the short channel effect is greatly suppressed in (SE)-E-3-MOSFET. The results show very high potentials for an ultrasmall MOSFET, because the effective channel length is almost the same as the fabricated gate length and the source/drain junctions are extremely shallow.

引用

页码：441 / 449

页数：9

共 50 条

[31] Low resistive ultra shallow junction for sub 0.1 mu m MOSFETs formed by Sb implantation
Shibahara, K
Mifuji, M
Kawabata, K
Kugimiya, T
Furumoto, H
Tsuno, M
Yokoyama, S
Nagata, M
Miyazaki, S
Hirose, M
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 579 - 582
[32] Future of Planar Self-Aligned Block Oxide Based MOSFET Technology
Lin, Jyi-Tsong
Eng, Yi-Chuen
Kuo, Chih-Hao
Chang, Tzu-Feng
Sun, Chih-Hung
Lin, Po-Hsieh
Chiu, Hsien-Nan
Chen, Hsuan-Hsu
2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 181 - 184
[33] A SUPER SELF-ALIGNED HIGH-SPEED CMOS TECHNOLOGY
CHIU, TY
VOSHCHENKOV, AM
CHIN, GM
LEE, KF
HANSON, RC
LAU, MY
SOO, DC
MORRIS, MD
ARCHER, VD
FINEGAN, SN
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2366 - 2367
[34] THE DESIGN AND CHARACTERIZATION OF NONOVERLAPPING SUPER SELF-ALIGNED BICMOS TECHNOLOGY
CHIU, TY
CHIN, GM
LAU, MY
HANSON, RC
MORRIS, MD
LEE, KF
LIU, MTY
VOSCHENKOV, AM
SWARTZ, RG
ARCHER, VD
FINEGAN, SN
FEUER, MD
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (01) : 141 - 150
[35] REALIZATION OF 1-MU-M CMOS WITH TASI2 AND SEPARATED SELF-ALIGNED WELLS
SCHWABE, U
NEPPL, F
JACOBS, EP
TAKACS, D
SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1984, 13 (05): : 228 - 232
[36] Fabrication of high-resolution, self-aligned palladium electrodes
Jenni, Laura Vera
Weichart, Johannes
Muoth, Matthias
Chikkadi, Kiran
Haluska, Miroslav
Hierold, Christofer
MICROELECTRONIC ENGINEERING, 2016, 153 : 105 - 109
[37] MIX AND MATCH LITHOGRAPHY FOR 0.1 MU-M MOSFET FABRICATION
MIEVILLE, JP
BARRIER, J
SHI, Z
DUTOIT, M
OPPLIGER, Y
MORET, JM
PERRET, A
MICROELECTRONIC ENGINEERING, 1991, 13 (1-4) : 189 - 192
[38] SUB-0.1-MU-M MOSFET MODELING AND CIRCUIT SIMULATION
YTTERDAL, T
SHUR, MS
FJELDLY, TA
ELECTRONICS LETTERS, 1994, 30 (18) : 1545 - 1546
[39] InGaAs channel MOSFET with self-aligned source/drain MBE regrowth technology
Singisetti, Uttam
Wistey, Mark A.
Burek, Gregory J.
Arkun, Erdem
Baraskar, Ashish K.
Sun, Yanning
Kiewra, Edward W.
Thibeault, Brian J.
Gossard, Arthur C.
Palmstrom, Chris J.
Rodwell, Mark J. W.
PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 6, NO 6, 2009, 6 (06): : 1394 - +
[40] A novel SOI lateral-power MOSFET with a self-aligned drift region
Guan, LP
Sin, JKO
Xiong, ZB
Liu, HT
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) : 264 - 266

← 1 2 3 4 5 →