GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA Architectures

被引:44
作者
Abuowaimer, Ziad [1 ]
Maarouf, Dani [1 ]
Martin, Timothy [1 ]
Foxcroft, Jeremy [1 ]
Grewal, Gary [1 ]
Areibi, Shawki [1 ]
Vannelli, Anthony [1 ]
机构
[1] Univ Guelph, 50 Stone Rd E, Guelph, ON N1G 2W1, Canada
关键词
Placement; field programmable gate array; congestion; routing-aware; heterogeneous; ultrascale architecture;
D O I
10.1145/3233244
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Optimizing for routability during FPGA placement is becoming increasingly important, as failure to spread and resolve congestion hotspots throughout the chip, especially in the case of large designs, may result in placements that either cannot be routed or that require the router to work excessively hard to obtain success. In this article, we introduce a new, analytic routability-aware placement algorithm for Xilinx UltraScale FPGA architectures. The proposed algorithm, called GPlace3.0, seeks to optimize both wirelength and routability. Our work contains several unique features including a novel window-based procedure for satisfying legality constraints in lieu of packing, an accurate congestion estimation method based on modifications to the pathfinder global router, and a novel detailed placement algorithm that optimizes both wirelength and external pin count. Experimental results show that compared to the top three winners at the recent ISPD'16 FPGA placement contest, GPlace3.0 is able to achieve (on average) a 7.53%, 15.15%, and 33.50% reduction in routed wirelength, respectively, while requiring less overall runtime. As well, an additional 360 benchmarks were provided directly from Xilinx Inc. These benchmarks were used to compare GPlace3.0 to the most recently improved versions of the first- and second-place contest winners. Subsequent experimental results show that GPlace3.0 is able to outperform the improved placers in a variety of areas including number of best solutions found, fewest number of benchmarks that cannot be routed, runtime required to perform placement, and runtime required to perform routing.
引用
收藏
页数:33
相关论文
共 28 条
[1]  
Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
[2]  
Bian HM, 2010, FPGA 10, P147
[3]   Routability-driven packing: Metrics and algorithms for cluster-based FPGAs [J].
Bozorgzadeh, E ;
Memik, SO ;
Yang, X ;
Sarrafzadeh, M .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2004, 13 (01) :77-100
[4]  
Chen S., 2015, DAC, p27:1
[5]  
Chen Yu-Chen, P 2014 IEEE ACM INT, P647
[6]  
GNL. n. d, NETL GEN TOOL
[7]   Architecture-aware FPGA placement using metric embedding [J].
Gopalakrishnan, Padmini ;
Li, Xin ;
Pileggi, Lawrence .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :460-+
[8]  
Gort M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P143, DOI 10.1109/FPL.2012.6339278
[9]   Automatic Flow Selection and Quality-of-Result Estimation for FPGA Placement [J].
Grewal, G. ;
Areibi, S. ;
Westrik, M. ;
Abuowaimer, Z. ;
Zhao, B. .
2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, :115-123
[10]  
Hou WT, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P605, DOI 10.1109/ASPDAC.2001.913375