ReGNN: A ReRAM-based Heterogeneous Architecture for General Graph Neural Networks

被引:11
|
作者
Liu, Cong [1 ]
Liu, Haikun [1 ]
Jin, Hai [1 ]
Liao, Xiaofei [1 ]
Zhang, Yu [1 ]
Duan, Zhuohui [1 ]
Xu, Jiahong [1 ]
Li, Huize [1 ]
机构
[1] Huazhong Univ Sci & Technol, Natl Engn Res Ctr Big Data Technol & Syst, Serv Comp Technol & Syst Lab, Cluster & Grid Comp Lab,Sch Comp Sci & Technol, Wuhan 430074, Peoples R China
来源
PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022 | 2022年
基金
中国国家自然科学基金;
关键词
Digital-Analog Heterogeneous Architecture; Graph Neural Network; PIM; ReRAM;
D O I
10.1145/3489517.3530479
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Graph Neural Networks (GNNs) have both graph processing and neural network computational features. Traditional graph accelerators and NN accelerators cannot meet these dual characteristics of GNN applications simultaneously. In this work, we propose a ReRAMbased processing-in-memory (PIM) architecture called ReGNN for GNN acceleration. ReGNN is composed of analog PIM (APIM) modules for accelerating matrix vector multiplication (MVM) operations, and digital PIM (DPIM) modules for accelerating non-MVM aggregation operations. To improve data parallelism, ReGNN maps data to aggregation sub-engines based on the degree of vertices and the dimension of feature vectors. Experimental results show that ReGNN speeds up GNN inference by 228x and 8.4x, and reduces energy consumption by 305.2x and 10.5x, compared with GPU and the ReRAM-based GNN accelerator ReGraphX, respectively.
引用
收藏
页码:469 / 474
页数:6
相关论文
共 50 条
  • [1] Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures
    Arka, Aqeeb Iqbal
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (10) : 1743 - 1756
  • [2] A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2019, E102C (07) : 580 - 584
  • [3] 3D-ReG: A 3D ReRAM-based Heterogeneous Architecture for Training Deep Neural Networks
    Li, Bing
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Chakrabarty, Krishnendu
    Qiu, Joe X.
    Li, Hai
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2020, 16 (02)
  • [4] A Versatile ReRAM-based Accelerator for Convolutional Neural Networks
    Mao, Manqing
    Sun, Xiao Yu
    Peng, Xiaochen
    Yu, Shimeng
    Chakrabarti, Chaitali
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 211 - 216
  • [5] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [6] A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal
    Han, Lei
    Shen, Zhaoyan
    Liu, Duo
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    ACM TRANSACTIONS ON STORAGE, 2018, 14 (01)
  • [7] On-Line Fault Protection for ReRAM-Based Neural Networks
    Li, Wen
    Wang, Ying
    Liu, Cheng
    He, Yintao
    Liu, Lian
    Li, Huawei
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (02) : 423 - 437
  • [8] PHANES: ReRAM-based Photonic Accelerator for Deep Neural Networks
    Liu, Yinyi
    Liu, Jiaqi
    Fu, Yuxiang
    Chen, Shixi
    Zhang, Jiaxu
    Xu, Jiang
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 103 - 108
  • [9] A Cascaded ReRAM-based Crossbar Architecture for Transformer Neural Network Acceleration
    Xu, Jiahong
    Liu, Haikun
    Peng, Xiaoyang
    Duan, Zhuohui
    Liao, Xiaofei
    Jin, Hai
    ACM Transactions on Design Automation of Electronic Systems, 2024, 30 (01)
  • [10] GraphA: An efficient ReRAM-based architecture to accelerate large scale graph processing
    Ghasemi, Seyed Ali
    Jahannia, Belal
    Farbeh, Hamed
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 133