A PVT Resistant Coarse-fine Time-to-Digital Converter

被引：0
|
作者：
Jedari, Esrafil [1 ]
Rashidzadeh, Rashid [1 ]
Saif, Mehrdad [1 ]
机构：
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON, Canada
来源：
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2017年
基金：
加拿大自然科学与工程研究理事会;
关键词：
PVT resistant; high-resolution time interval measurement; time-to-digital converter (TDC); Vernier TDC; CMOS; DELAY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a fine-coarse time interval measurement scheme which is resilient to the variations of process, voltage, and temperature (PVT). Two Delay Locked Loops (DLLs) have been utilized to minimize the effects of PVT on the measured time intervals. A two-step time-to-digital converter is designed to ensure a high-resolution measurement over a wide dynamic range. The proposed scheme has been implemented using CMOS 65nm technology. Simulation results using ADS tools indicate that the measurement resolution varies by less than 0.12ps with +/- 15% variations of power supply voltage. The proposed method also presents a robust performance against process and temperature variations. The measurement resolution changes by few femtoseconds from slow to fast corners for process variations and it varies by a maximum of 0.1ps with changes from -40 degrees C to + 100 degrees C in temperature.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A Coarse-Fine Time-to-Digital Converter
    Chen, Ya-Qian
    Meng, Li-Ya
    Lin, Xiao-Gang
    2017 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (IST 2017), 2017, 11
  • [2] A Design of Vernier Coarse-Fine Time-to-Digital Converter using Single Time Amplifier
    Lee, Jongsuk
    Moon, Yong
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (04) : 411 - 417
  • [3] A high-precision coarse-fine time-to-digital converter with the analog-digital hybrid interpolation
    Deng, Wenjing
    Zhou, Wei
    Sun, Xiangming
    Gao, Chaosong
    Guo, Di
    Huang, Guangming
    IEICE ELECTRONICS EXPRESS, 2019, 16 (04): : 1 - 9
  • [4] A Low-Power Coarse-Fine Time-to-Digital Converter in 65nm CMOS
    Zhang, Xue-Jiao
    Cui, Ke-Ji
    Zou, Zhuo
    Zheng, Li-Rong
    2015 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2015,
  • [5] A Novel 12-Bit 0.6-mW Two-Step Coarse-Fine Time-to-Digital Converter
    Wang, Zhaoyuan
    Jin, Yeran
    Zhou, Bo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (12) : 4654 - 4658
  • [6] A 14-b, 0.1ps Resolution Coarse-Fine Time-to-Digital Converter in 45 nm CMOS
    Huang, Huihua
    Sechen, Carl
    2014 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (IEEE DCAS 2014), 2014,
  • [7] A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond Resolution
    Lee, Minjae
    Heidari, Mohammad E.
    Abidi, Asad A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) : 2808 - 2816
  • [8] A 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue
    Lee, Minjae
    Abidi, Asad A.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 769 - 777
  • [9] A 9b, 1.25ps resolution coarse-fine time-to-digital converter in 90nm CMOS that amplifies a time residue
    Lee, Miniae
    Abidi, Asad A.
    2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 168 - 169
  • [10] A Low-Cost FPGA-Based Coarse-Fine Counting Time-to-Digital Converter With External High-Precision Reference Clock
    Yu, Xin
    Chang, Songtao
    Li, Weishi
    Xia, Haojie
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72
12345