Low Temperature Wafer Bonding of Low-κ Carbon Doped Oxide (CDO) for High Performance 3D IC Application

被引:5
作者
Tan, C. S. [1 ]
Chong, G. Y. [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
SILICON;
D O I
10.1149/2.005111jes
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Low temperature bonding of wafers coated with low-kappa dielectric film of carbon-doped oxide (CDO) is demonstrated. Direct bonding is successfully achieved by using oxygen plasma activation which modifies the low-kappa CDO surface to be more hydrophilic. It is discovered that after a 300 degrees C anneal in N-2 ambient for 3 h, bond strength of the bonded wafer pair is enhanced by 33.8% from 1270 to 1700 mJ/m(2) with oxygen plasma surface activation. This enhancement is attributed to reduction in carbon content at the bonding surface that increases the surface energy. Void growth is observed with post-bonding isothermal annealing and it can be suppressed with multistep annealing. Wafer bonding with low-kappa dielectric is a promising choice to realize high density 3D IC for performance enhancement in future integrated circuits and systems. (C) 2011 The Electrochemical Society. [DOI: 10.1149/2.005111jes] All rights reserved.
引用
收藏
页码:H1107 / H1112
页数:6
相关论文
共 21 条
  • [1] 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
    Banerjee, K
    Souri, SJ
    Kapur, P
    Saraswat, KC
    [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 602 - 633
  • [2] A wafer-scale 3-D circuit integration technology
    Burns, James A.
    Aull, Brian F.
    Chen, Chenson K.
    Chen, Chang-Lee
    Keast, Craig L.
    Knecht, Jeffrey M.
    Suntharalingam, Vyshnavi
    Warner, Keith
    Wyatt, Peter W.
    Yost, Donna-Ruth W.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2507 - 2516
  • [3] Ammonium hydroxide effect on low-temperature wafer bonding energy enhancement
    Chao, YL
    Tong, QY
    Lee, TH
    Reiche, M
    Scholz, R
    Woo, JCS
    Gösele, U
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (03) : G74 - G77
  • [4] PE-TEOS Wafer Bonding Enhancement at Low Temperature with a High-κ Dielectric Capping Layer of Al2O3
    Chong, G. Y.
    Tan, C. S.
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2011, 158 (02) : H137 - H141
  • [5] Low Temperature PE-TEOS Oxide Bonding Assisted by a Thin Layer of High-κ Dielectric
    Chong, G. Y.
    Tan, C. S.
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2009, 12 (11) : H408 - H411
  • [6] Direct Bonding of Silicon to Platinum
    Dargent, L.
    Bogumilowicz, Y.
    Renault, O.
    Ghyselen, B.
    Madar, R.
    Clavelier, L.
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2011, 158 (03) : H255 - H260
  • [7] Oxygen plasma resistance of low-k organosilica glass films
    Furusawa, T
    Ryuzaki, D
    Yoneyama, R
    Homma, Y
    Hinode, K
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2001, 4 (03) : G31 - G34
  • [8] Effect of low k dielectrics on electromigration reliability for Cu interconnects
    Ho, PS
    Lee, KD
    Yoon, S
    Lu, X
    Ogawa, ET
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2004, 7 (03) : 157 - 163
  • [9] A 90nm high volume manufacturing logic technology featuring Cu metallization and CDO low k ILD interconnects on 300 mm wafers
    Jan, CH
    Anand, N
    Allen, C
    Bielefeld, J
    Buehler, M
    Chikamane, V
    Fischer, K
    Jain, A
    Jeong, J
    Klopcic, S
    Marieb, T
    Miner, B
    Nguyen, P
    Schmitz, A
    Nashner, M
    Scherban, T
    Schroeder, B
    Ward, C
    Wu, R
    Zawadzki, K
    Thompson, S
    Bohr, M
    [J]. PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 205 - 207
  • [10] BONDING OF SILICON-WAFERS FOR SILICON-ON-INSULATOR
    MASZARA, WP
    GOETZ, G
    CAVIGLIA, A
    MCKITTERICK, JB
    [J]. JOURNAL OF APPLIED PHYSICS, 1988, 64 (10) : 4943 - 4950