共 21 条
- [2] A wafer-scale 3-D circuit integration technology [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) : 2507 - 2516
- [6] Direct Bonding of Silicon to Platinum [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2011, 158 (03) : H255 - H260
- [9] A 90nm high volume manufacturing logic technology featuring Cu metallization and CDO low k ILD interconnects on 300 mm wafers [J]. PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 205 - 207
- [10] BONDING OF SILICON-WAFERS FOR SILICON-ON-INSULATOR [J]. JOURNAL OF APPLIED PHYSICS, 1988, 64 (10) : 4943 - 4950