A drain extended FinFET with enhanced DC/RF performance for high-voltage RF applications

被引:3
作者
Oh, Kyounghwan [1 ]
Kim, Hyangwoo [2 ]
Park, Kangwook [3 ]
Lee, Hyung-jin [3 ]
Kong, Byoung Don [1 ]
Baek, Chang-Ki [1 ,2 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang, South Korea
[2] Pohang Univ Sci & Technol POSTECH, Dept Convergence IT Engn, Pohang, South Korea
[3] Samsung Elect Co Ltd, Yongin, South Korea
关键词
FinFET; high-voltage; radio frequency (RF); high-k field plate; dual material gate; FIELD; TRANSISTORS; DEVICE; ANALOG; MODEL;
D O I
10.1088/1361-6641/ac93ac
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A drain-extended fin field-effect transistor (FinFET) with a dual material gate (DMG) and a high-k field plate (FP), named DF-DeFF, is proposed for high-voltage radio frequency (RF) applications. The FP induces the charge variation in the drain extension, which appears as either the extended depletion in the gate-off state or the electron accumulation in the gate-on state. Along with the FP, the DMG forms a step-like potential variation along the channel, which leads to electron acceleration and the screening effect on the drain-to-source voltage (V (DS)). These effects give significant advantages to the DC characteristics, including breakdown voltage (V (BD)) and on-resistance (R (on)), and the RF characteristics, including transconductance (g (m)) and output-resistance (r (o)). Compared to the latest high-voltage RF FinFETs, the DF-DeFF shows a drastic improvement in the major performance indicators such as V (BD), cut-off frequency (f (T)), and maximum oscillation frequency (f (MAX)). These results indicate that DF-DeFF is a FinFET with sufficient competitiveness even in high voltage circumstances.
引用
收藏
页数:8
相关论文
共 31 条
[21]   High-K materials and metal gates for CMOS applications [J].
Robertson, John ;
Wallace, Robert M. .
MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2015, 88 :1-41
[22]   A MODEL FOR THE FIELD AND TEMPERATURE-DEPENDENCE OF SHOCKLEY-READ-HALL LIFETIMES IN SILICON [J].
SCHENK, A .
SOLID-STATE ELECTRONICS, 1992, 35 (11) :1585-1596
[23]  
Sentaurus T., 2018, TCAD VERS 2018 06
[24]   A Novel Drain-Extended FinFET Device for High-Voltage High-Speed Applications [J].
Shrivastava, Mayank ;
Gossner, Harald ;
Rao, V. Ramgopal .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) :1432-1434
[25]   Part I: Mixed-Signal Performance of Various High-Voltage Drain-Extended MOS Devices [J].
Shrivastava, Mayank ;
Baghini, Maryam Shojaei ;
Gossner, Harald ;
Rao, V. Ramgopal .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (02) :448-457
[26]  
Singh J., 2021, S VLSI TECH, P1
[27]   MEASUREMENTS OF BANDGAP NARROWING IN SI BIPOLAR-TRANSISTORS [J].
SLOTBOOM, JW ;
DEGRAAFF, HC .
SOLID-STATE ELECTRONICS, 1976, 19 (10) :857-862
[28]  
Tsividis Y., 2011, Operation and Modelling of MOS Transistor
[29]   Simulation-Based Study of Hybrid Fin/Planar LDMOS Design for FinFET-Based System-on-Chip Technology [J].
Wu, Yi-Ting ;
Ding, Fei ;
Connelly, Daniel ;
Zheng, Peng ;
Chiang, Meng-Hsueh ;
Chen, Jone F. ;
Liu, Tsu-Jae King .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) :4193-4199
[30]  
Yang-Kyu Choi, 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), p19.1.1, DOI 10.1109/IEDM.2001.979526