A drain extended FinFET with enhanced DC/RF performance for high-voltage RF applications

被引:3
作者
Oh, Kyounghwan [1 ]
Kim, Hyangwoo [2 ]
Park, Kangwook [3 ]
Lee, Hyung-jin [3 ]
Kong, Byoung Don [1 ]
Baek, Chang-Ki [1 ,2 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang, South Korea
[2] Pohang Univ Sci & Technol POSTECH, Dept Convergence IT Engn, Pohang, South Korea
[3] Samsung Elect Co Ltd, Yongin, South Korea
关键词
FinFET; high-voltage; radio frequency (RF); high-k field plate; dual material gate; FIELD; TRANSISTORS; DEVICE; ANALOG; MODEL;
D O I
10.1088/1361-6641/ac93ac
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A drain-extended fin field-effect transistor (FinFET) with a dual material gate (DMG) and a high-k field plate (FP), named DF-DeFF, is proposed for high-voltage radio frequency (RF) applications. The FP induces the charge variation in the drain extension, which appears as either the extended depletion in the gate-off state or the electron accumulation in the gate-on state. Along with the FP, the DMG forms a step-like potential variation along the channel, which leads to electron acceleration and the screening effect on the drain-to-source voltage (V (DS)). These effects give significant advantages to the DC characteristics, including breakdown voltage (V (BD)) and on-resistance (R (on)), and the RF characteristics, including transconductance (g (m)) and output-resistance (r (o)). Compared to the latest high-voltage RF FinFETs, the DF-DeFF shows a drastic improvement in the major performance indicators such as V (BD), cut-off frequency (f (T)), and maximum oscillation frequency (f (MAX)). These results indicate that DF-DeFF is a FinFET with sufficient competitiveness even in high voltage circumstances.
引用
收藏
页数:8
相关论文
共 31 条
[1]  
Auth C, 2017, INT EL DEVICES MEET
[2]  
Bohr M, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[3]   Analog and RF Characteristics of Power FinFET Transistors With Different Drain-Extension Designs [J].
Chen, Bo-Yuan ;
Chen, Kun-Ming ;
Chiu, Chia-Sung ;
Huang, Guo-Wei ;
Chen, Hsiu-Chih ;
Chen, Chun-Chi ;
Hsueh, Fu-Kuo ;
Chang, Edward Yi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) :4225-4231
[4]   On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs [J].
Cheng, Chia-Hui ;
Lai, Jun-Wei ;
Hu, Kai-Ting ;
Huang, Chih-Fang ;
Zhao, Feng .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01) :565-571
[5]  
Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
[6]   ENHANCED CMOS FOR ANALOG DIGITAL POWER IC APPLICATIONS [J].
DOLNY, GM ;
SCHADE, OH ;
GOLDSMITH, B ;
GOODMAN, LA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (12) :1985-1991
[7]   ZENER AND AVALANCHE BREAKDOWN IN AS-IMPLANTED LOW-VOLTAGE SI N-P JUNCTIONS [J].
FAIR, RB ;
WIVELL, HW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (05) :512-518
[8]   Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors [J].
Ferain, Isabelle ;
Colinge, Cynthia A. ;
Colinge, Jean-Pierre .
NATURE, 2011, 479 (7373) :310-316
[9]  
Jan CH, 2015, SYMP VLSI CIRCUITS
[10]   Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETs [J].
Kao, Kuo-Hsing ;
Verhulst, Anne S. ;
Vandenberghe, William G. ;
Soree, Bart ;
Groeseneken, Guido ;
De Meyer, Kristin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) :292-301