Maximizing speedup through performance prediction for Distributed Shared Memory systems

被引:0
|
作者
Zhuang, YC [1 ]
Shieh, CK [1 ]
Liang, TY [1 ]
Chou, CH [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
关键词
D O I
10.1109/ICDSC.2001.919009
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Parallel applications executing on large system size of parallel systems achieve better speedup than on small system size. However, because of the design and implementation of the Distributed Shared Memory (DSM) system, there are some instances that large system size has no further performance improvement over small system size. It is important to determine what system size will result in the maximum speedup while all kinds of applications are running on DSM systems. In this paper rte describe rite design and implementation of we performance prediction mechanism ill our DSM system, Proteus [13], which supports node reconfiguration to adjust system size at runtime. We adopt a simple computation model and combine it with runtime information to predict the performance under different system sizes. With this work, it is possible to provide timely prediction result for the underlying system to adjust system size and thus maximize speedup.
引用
收藏
页码:723 / 726
页数:4
相关论文
共 50 条
  • [31] Survey of recoverable distributed shared virtual memory systems
    INRIA, Campus Universitaire de Beaulieu, 35042 Rennes Cédex, France
    不详
    IEEE Trans Parallel Distrib Syst, 9 (959-969):
  • [32] Design issues for distributed shared-memory systems
    Lenoski, DE
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 62 - 62
  • [33] Conservative garbage collection on distributed shared memory systems
    Yu, WM
    Cox, A
    PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, 1996, : 402 - 410
  • [34] Issues on the architecture and the design of distributed shared memory systems
    Tzeng, NF
    Wallach, SJ
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 60 - 61
  • [35] Memory latency and thread migration challenges for distributed shared memory systems
    Kavi, KM
    Cohen, WE
    PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 772 - 773
  • [36] Maximizing speedup through self-tuning of processor allocation
    Nguyen, TD
    Vaswani, R
    Zahorjan, J
    10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, 1996, : 463 - 468
  • [37] Performance analysis of the doubly-linked list protocol family for distributed shared memory systems
    Lau, ACK
    Yung, NHC
    Cheung, YS
    1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, 1996, : 365 - 372
  • [38] Performance evaluation of or-parallel logic programming systems on distributed shared-memory architectures
    Calegario, VM
    Dutra, ID
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 1484 - 1491
  • [39] Trusted Performance Analysis on Systems With a Shared Memory
    Zhao, Jiaqi
    Xue, Changlong
    Tao, Jie
    Ranjan, Rajiv
    Kolodziej, Joanna
    Wang, Lizhe
    Chen, Dan
    IEEE SYSTEMS JOURNAL, 2017, 11 (01): : 272 - 282
  • [40] Performance of a mixed shared/distributed memory parallel network simulator
    Kiddle, C
    Simmonds, R
    Unger, B
    18TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 2004, : 17 - 25