Double-gate 1T-DRAM cell using nonvolatile memory function for improved performance

被引:6
|
作者
Park, Ki-Heung [3 ,4 ]
Cristoloveanu, Sorin [4 ]
Bawedin, Maryline [4 ]
Bae, Youngho [4 ,5 ]
Na, Kyoung-Il [4 ]
Lee, Jong-Ho [1 ,2 ]
机构
[1] Seoul Natl Univ, Sch EECS Eng, Seoul 151600, South Korea
[2] Seoul Natl Univ, ISRC, Interuniv Res Ctr, Seoul 151600, South Korea
[3] Samsung Elect Co Ltd, Foundry Business Team, Yongin 446711, Kyunggi Do, South Korea
[4] MINATEC, Grenoble Polytech Inst, IMEP, LAHC,UMR 5130, F-38016 Grenoble 1, France
[5] Uiduk Univ, Dept Elect Engn, Gyeongju 780713, South Korea
关键词
1T-DRAM; DRAM; Double-gate (DG) MOSFET; Nonvolatile memory; Floating-body effect; Silicon-on-insulator (SOI); MOSFETs;
D O I
10.1016/j.sse.2011.01.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a double-gate (DG) 1T-DRAM cell combining SONOS type storage node on the back-gate (control-gate) for nonvolatile memory function. The cell sensing margin and retention time characteristics were systematically examined in terms of control-gate voltage (V(cg)) and nonvolatile memory (NVM) function. The additional NVM function is achieved by Fowler-Nordheim (FN) tunneling electron injection into the nitride storage node. The injected electrons induce a permanent hole accumulation layer in silicon body which improves the sensing margin and retention time characteristics. To demonstrate the effect of stored electrons in the nitride layer, experimental data are provided using 0.6 mu m devices fabricated on SOI wafers. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:39 / 43
页数:5
相关论文
共 31 条
  • [1] Novel Double-Gate 1T-DRAM Cell Using Nonvolatile Memory Functionality for High-Performance and Highly Scalable Embedded DRAMs
    Park, Ki-Heung
    Park, Cheol Min
    Kong, Seong Ho
    Lee, Jong-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 614 - 619
  • [2] Evaluation of Performance in Vertical 1T-DRAM and Planar 1T-DRAM
    Norifusa, Yuto
    Endoh, Tetsuo
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05) : 847 - 853
  • [3] A capacitorless double-gate DRAM cell
    Kuo, C
    King, TJ
    Hu, CM
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 345 - 347
  • [4] Unified random access memory (URAM) by integration of a nanocrystal floating gate for nonvolatile memory and a partially depleted floating body for capacitorless 1T-DRAM
    Ryu, Seong-Wan
    Han, Jin-Woo
    Kim, Chung-Jin
    Kim, Sungho
    Choi, Yang-Kyu
    SOLID-STATE ELECTRONICS, 2009, 53 (03) : 389 - 391
  • [5] Performance Assessment of TFET Architectures as 1T-DRAM
    Navlakha, Nupur
    Ansari, Md. Hasan Raza
    Lin, Jyi-Tsong
    Kranti, Abhinav
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [6] A capacitor-less 1T-DRAM cell
    Okhonin, S
    Nagoga, M
    Sallese, JM
    Fazan, P
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (02) : 85 - 87
  • [7] Fully depleted double-gate MSDRAM cell with additional nonvolatile functionality
    Park, Ki-Heung
    Bawedin, Maryline
    Lee, Jong-Ho
    Bae, Young-Ho
    Na, Kyoung-Il
    Lee, Jung-Hee
    Cristoloveanu, Sorin
    SOLID-STATE ELECTRONICS, 2012, 67 (01) : 17 - 22
  • [8] A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory
    Yoshida, E
    Tanaka, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 692 - 697
  • [9] 1T-DRAM Cell with Different FET Technologies for Low Power Application
    Durgesh Addala
    Sanjeet Kumar Sinha
    Mohan Chandu Gadiparthi
    Sweta Chander
    Wireless Personal Communications, 2023, 128 : 471 - 486
  • [10] 1T-DRAM Cell with Different FET Technologies for Low Power Application
    Addala, Durgesh
    Sinha, Sanjeet Kumar
    Gadiparthi, Mohan Chandu
    Chander, Sweta
    WIRELESS PERSONAL COMMUNICATIONS, 2023, 128 (01) : 471 - 486