An efficient architecture of binary motion estimation for MPEG-4 shape coding

被引:0
作者
Wang, YC [1 ]
Chang, HC [1 ]
Chao, WM [1 ]
Chen, LG [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, DSPIC Design Lab, Taipei 10764, Taiwan
来源
VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2001 | 2001年 / 4310卷
关键词
motion estimation; shape coding; MPEG-4; architecture;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper presents an efficient architecture of binary motion estimation (BME) for MPEG-4 shape coding. This architecture, called DDBME, mainly consists of a data dispatch based 1-D systolic array and a 16x32 bit search range buffer. In DDBME, bit parallelism technique is applied on the SAD calculation of block matching algorithm. In order to support efficiently bit-data parallel processing, bit addressing should be taken into consideration. The data dispatch technique is applied on 1-D array by the hardwired data flow routing such that the bit addressing operations can be efficiently reduced. The DDBME operating at 7.29 MHz can handle the real-time requirement for encoding MPEG-4 shape sequence at core profile level 2, i.e. 2 VOs with CIF format, 30 fps and assuming each frame contains 30% boundary macroblocks in average. For the same real-time specification, the optimized software running on RISC (Ultra Spare, 300MHz) can only achieve 1/20 performance.
引用
收藏
页码:959 / 967
页数:9
相关论文
共 50 条
  • [21] An Object-Based Fast Motion Estimation Algorithm in MPEG-4
    孙雷
    张文军
    余松煜
    刘勋
    JournalofShanghaiJiaotongUniversity(Science), 2006, (03) : 340 - 345
  • [22] Performance and complexity analysis of rate constrained motion estimation in MPEG-4
    Kaup, A
    Mooshofer, H
    MULTIMEDIA SYSTEMS AND APPLICATIONS II, 1999, 3845 : 202 - 211
  • [23] Hybrid Architecture of Full-Search Block-Matching Motion Estimation Circuit for MPEG-4 Encoder
    Shim, Jaeoh
    Lee, Seonyoung
    Cho, Kyeongsoon
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 226 - 229
  • [24] Coding tools in MPEG-4 for interlaced video
    Panusopone, K
    Chen, XM
    Eifrig, R
    Luthra, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2000, 10 (05) : 755 - 766
  • [25] A hardware implementation of a content-based motion estimation algorithm for real-time MPEG-4 video coding
    Li, S
    Ikenaga, T
    Takeda, H
    Matsui, M
    Goto, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (04) : 932 - 940
  • [26] Fast MPEG-4 motion estimation: Processor based and flexible VLSI implementations
    Kuhn, PM
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 23 (01): : 67 - 92
  • [27] A computation-aware scheme for motion estimation in MPEG-4
    Chang, Yung-Hsin
    Leou, Jin-Jang
    2006 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2006, : 232 - +
  • [28] Fast MPEG-4 Motion Estimation: Processor Based and Flexible VLSI Implementations
    Peter M. Kuhn
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 23 : 67 - 92
  • [29] Analysis and Implementation of MPEG-4 Motion Codec
    Liu, Yunpeng
    Wang, Renfang
    Li, Jin
    MATERIALS, MECHANICAL ENGINEERING AND MANUFACTURE, PTS 1-3, 2013, 268-270 : 1667 - 1670
  • [30] Architecture design of shape-adaptive discrete cosine transform and its inverse for MPEG-4 video coding
    Hsu, Hui-Cheng
    Lee, Kun-Bin
    Chang, Nelson Yen-Chung
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2008, 18 (03) : 375 - 386