Design and test of self-checking asynchronous control circuit

被引：0

作者：

Ruan, Jian ^{[1
]}

Wang, Zhiying ^{[1
]}

Dai, Kui ^{[1
]}

Li, Yong ^{[1
]}

机构：

[1] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China

来源：

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2007年 / 4644卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The application of asynchronous circuit has been greatly restricted by reason of lacking effective technologies to test. Making use of the self-checking property of asynchronous control circuit, we may preferably solve this problem. In the paper, we put forward an improved, fail-stop David Cell, describe a way of designing self-checking asynchronous control circuits by the direct mapping technique, and propose the testing method for single stuck-at faults. The result shows that self-checking counterpart can be tested at normal operation speed and the area overhead is acceptable.

引用

页码：320 / +

页数：3

共 50 条

[21] Self-checking circuit for failure indication in functional diagnostics
Speranskij, D.V.
Avtomatika i Vychislitel'naya Tekhnika, 1992, (01): : 47 - 49
[22] ASSEC: An asynchronous self-checking RISC-based processor
Hyde, PD
Russell, G
PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 104 - 111
[23] Balanced self-checking asynchronous logic for smart card applications
Moore, S
Anderson, R
Mullins, R
Taylor, G
Fournier, JJA
MICROPROCESSORS AND MICROSYSTEMS, 2003, 27 (09) : 421 - 430
[24] Design for self-checking and self-timed datapath
Yang, JL
21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 417 - 422
[25] TOTALLY SELF-CHECKING CMOS CIRCUIT-DESIGN FOR BREAKS AND STUCK-ON FAULTS
CHEEMA, MS
LALA, PK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (08) : 1203 - 1206
[26] DESIGN OF SELF-CHECKING SEQUENTIAL-MACHINES
DHAWAN, S
DEVRIES, RC
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1280 - 1284
[27] On the design of self-checking controllers with datapath interactions
Oikonomakos, Petros
Zwolinski, Mark
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (11) : 1423 - 1434
[28] DESIGN APPROACH TO SELF-CHECKING PROCESSORS.
Nanya, Takashi
Kawamura, Toshiaki
Systems and Computers in Japan, 1986, 17 (10): : 20 - 33
[29] DESIGN OF SELF-CHECKING BUILT-IN CHECKERS
LITIKOV, IP
AUTOMATION AND REMOTE CONTROL, 1991, 52 (03) : 423 - 428
[30] Self-checking logic design for FPGA implementation
Lala, PK
Burress, AL
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (05) : 1391 - 1398

← 1 2 3 4 5 →