Multiple-chip module design optimizations using a novel layout parameterization technique

被引:1
作者
Huang, CWP [1 ]
Dow, GS [1 ]
Bao, JW [1 ]
Kuran, S [1 ]
Sercu, J [1 ]
机构
[1] ANADIGICS Inc, Warren, NJ 07059 USA
来源
2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2003年
关键词
D O I
10.1109/RFIC.2003.1214015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel layout parameterization technique for multi-chip module design optimizations is presented. This technique is based on a quasi-static method of moments and multi-dimensional interpolation, which can reduce a 12-minute electromagnetic layout simulation to 5.3 seconds. Excellent CDMA power amplifier (PA) module performance is achieved based on this technique.
引用
收藏
页码:587 / 590
页数:4
相关论文
共 50 条
  • [41] Optimal layout design of three-dimensional geometrically non-linear structures using the element connectivity parameterization method
    Yoon, Gil Ho
    Joung, Young Soo
    Kim, Yoon Young
    INTERNATIONAL JOURNAL FOR NUMERICAL METHODS IN ENGINEERING, 2007, 69 (06) : 1278 - 1304
  • [42] High Performance Electrical Driven Hotspot Detection Solution for Full Chip Design using a Novel Device Parameter Matching Technique
    Salem, Rami F.
    Al-Imam, Mohamed
    ElMously, Abdelrahman
    Eissa, Haitham
    Arafa, Ahmed
    Anis, Mohab H.
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 223 - 227
  • [43] Design of loop layout in flexible manufacturing system using non-traditional optimization technique
    Satheesh Kumar, R.M.
    Asokan, P.
    Kumanan, S.
    International Journal of Advanced Manufacturing Technology, 2008, 38 (5-6): : 594 - 599
  • [44] Simultaneous design of components layout and supporting structures using coupled shape and topology optimization technique
    Zhu, Jihong
    Zhang, Weihong
    Beckers, Pierre
    Chen, Yuze
    Guo, Zhongze
    STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2008, 36 (01) : 29 - 41
  • [45] Design of loop layout in flexible manufacturing system using non-traditional optimization technique
    R. M. Satheesh Kumar
    P. Asokan
    S. Kumanan
    The International Journal of Advanced Manufacturing Technology, 2008, 38 : 594 - 599
  • [46] Design of loop layout in flexible manufacturing system using non-traditional optimization technique
    Kumar, R. M. Satheesh
    Asokan, P.
    Kumanan, S.
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2008, 38 (5-6) : 594 - 599
  • [47] HYBRID APPROACH TO PLANT LAYOUT DESIGN USING CONSTRAINT-DIRECTED SEARCH AND AN OPTIMIZATION TECHNIQUE
    FUJITA, K
    AKAGI, S
    NAKATOGAWA, T
    JOURNAL OF MECHANICAL DESIGN, 1994, 116 (04) : 1026 - 1033
  • [48] A NOVEL POWER NOISE SIMULATION METHODOLOGY FOR CHIP DESIGN USING WAFER LEVEL CHIP SCALE PACKAGING
    Wu, Yipin
    Hao, Zhigang
    Han, Jingchun
    Tsai, Joy
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [49] Simultaneous design of components layout and supporting structures using coupled shape and topology optimization technique
    Jihong Zhu
    Weihong Zhang
    Pierre Beckers
    Yuze Chen
    Zhongze Guo
    Structural and Multidisciplinary Optimization, 2008, 36 : 29 - 41
  • [50] Accurate design of inductors on multi-chip module using high-resistivity silicon substrate
    Lin, JS
    Zu, L
    Frye, RC
    Tai, KL
    Lau, MY
    Kossives, D
    Hrycenko, F
    Chen, YK
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING - IEEE 5TH TOPICAL MEETING, 1996, : 187 - 189