Multiple-chip module design optimizations using a novel layout parameterization technique

被引:1
|
作者
Huang, CWP [1 ]
Dow, GS [1 ]
Bao, JW [1 ]
Kuran, S [1 ]
Sercu, J [1 ]
机构
[1] ANADIGICS Inc, Warren, NJ 07059 USA
来源
2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2003年
关键词
D O I
10.1109/RFIC.2003.1214015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel layout parameterization technique for multi-chip module design optimizations is presented. This technique is based on a quasi-static method of moments and multi-dimensional interpolation, which can reduce a 12-minute electromagnetic layout simulation to 5.3 seconds. Excellent CDMA power amplifier (PA) module performance is achieved based on this technique.
引用
收藏
页码:587 / 590
页数:4
相关论文
共 50 条
  • [31] Design and evaluation of a novel real-shared cache module for high performance parallel processor chip
    Liu, Z
    Shim, J
    Kurino, H
    Koyanagi, M
    PARALLEL AND DISTRIBUTED COMPUTING: APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2004, 3320 : 564 - 569
  • [32] Novel Layout Technique for Single-Event Transient Mitigation Using Dummy Transistor
    Chen, Jianjun
    Chen, Shuming
    He, Yibai
    Qin, Junrui
    Liang, Bin
    Liu, Biwei
    Huang, Pengcheng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (01) : 177 - 184
  • [33] Product design using point-cloud surfaces: A recursive subdivision technique for point parameterization
    Azariadis, Philip
    Sapidis, Nickolas
    COMPUTERS IN INDUSTRY, 2007, 58 (8-9) : 832 - 843
  • [34] Design of a thermoelectric module test system using a novel test method
    Ciylan, Bunyamin
    Yilmaz, Sezayi
    INTERNATIONAL JOURNAL OF THERMAL SCIENCES, 2007, 46 (07) : 717 - 725
  • [35] Module Relocation in Heterogeneous Reconfigurable Systems-on-Chip using the Xilinx Isolation Design Flow
    Gantel, L.
    Benkhelifa, M. E. A.
    Lemonnier, F.
    Verdier, F.
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [36] A NOVEL MULTICHIP MODULE ASSEMBLY APPROACH USING GOLD BALL FLIP-CHIP BONDING
    GOODMAN, CE
    METROKA, MP
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (04): : 457 - 464
  • [37] Design of an Ultracompact On-Chip Bandpass Filter Using Mutual Coupling Technique
    Yang, Yang
    Zhu, Xi
    Xue, Quan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) : 1087 - 1093
  • [38] Online Multiple Object Tracking Using a Novel Discriminative Module for Autonomous Driving
    Chen, Jia
    Wang, Fan
    Li, Chunjiang
    Zhang, Yingjie
    Ai, Yibo
    Zhang, Weidong
    ELECTRONICS, 2021, 10 (20)
  • [39] Design of a small-area current steering CMOS D/A converter based on a novel layout technique
    Song, Minkyu
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 273 - 276
  • [40] Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique
    Yan, Aibin
    Chen, Zhile
    Huang, Zhengfeng
    Fang, Xiangsheng
    Yi, Maoxiang
    Guo, Jing
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 49 - 54