Efficient Data Structures and Methodologies for SAT-Based ATPG Providing High Fault Coverage in Industrial Application

被引:11
作者
Eggersgluess, Stephan [1 ,2 ]
Drechsler, Rolf [2 ]
机构
[1] Univ Bremen, German Res Ctr Artificial Intelligence, D-28359 Bremen, Germany
[2] Univ Bremen, Grp Comp Architecture, D-28359 Bremen, Germany
关键词
ATPG; formal methods; SAT; testing; GENERATION; SATISFIABILITY; ACCELERATION;
D O I
10.1109/TCAD.2011.2152450
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
ATPG based on Boolean satisfiability (SAT) turned out to be a robust alternative to classical structural automatic test pattern generation (ATPG) algorithms performing very well especially for hard-to-detect faults but suffer from the overhead for easy-to-detect faults. In this letter, we propose new efficient data structures and methodologies for SAT-based ATPG. The novel incremental SAT solving technique dynamic clause activation which makes use of structural information using dedicated data structures forms the core of a new flexible SAT-based ATPG approach. Experimental results on large industrial circuits show a significant performance gain and a removal of the limitations. At the same time, the robustness of SAT-based ATPG can even be strengthened resulting in very high fault efficiency and increased fault coverage for transition faults.
引用
收藏
页码:1411 / 1415
页数:5
相关论文
共 16 条
[1]  
Czutro A., 2009, P IEEE AS TEST S NOV, P187
[2]   A MACHINE PROGRAM FOR THEOREM-PROVING [J].
DAVIS, M ;
LOGEMANN, G ;
LOVELAND, D .
COMMUNICATIONS OF THE ACM, 1962, 5 (07) :394-397
[3]   On acceleration of SAT-based ATPG for industrial designs [J].
Drechsler, Rolf ;
Eggersgluess, Stephan ;
Fey, Goerschwin ;
Glowatz, Andreas ;
Hapke, Friedrich ;
Schloeffel, Juergen ;
Title, Daniel .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) :1329-1333
[4]   An extensible SAT-solver [J].
Eén, N ;
Sörensson, N .
THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, 2004, 2919 :502-518
[5]   MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics [J].
Eggersgluess, Stephan ;
Fey, Goerschwin ;
Glowatz, Andreas ;
Hapke, Friedrich ;
Schloeffel, Juergen ;
Drechsler, Rolf .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (03) :307-322
[6]   Increasing Robustness of SAT-based Delay Test Generation using Efficient Dynamic Learning Techniques [J].
Eggersgluess, Stephan ;
Drechsler, Rolf .
ETS 2009: EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2009, :81-86
[7]   Improving test pattern compactness in SAT-based ATPG [J].
Eggersgluess, Stephan ;
Drechsler, Rolf .
PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, :445-450
[8]  
Eggersgluss S., 2009, P IEEE AS TEST S NOV, P177
[9]  
FUJIWARA H, 1983, IEEE T COMPUT, V32, P1137, DOI 10.1109/TC.1983.1676174
[10]   SPIRIT: A highly robust combinational test generation algorithm [J].
Gizdarski, E ;
Fujiwara, H .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (12) :1446-1458