共 67 条
[1]
Machine-Learning-Based Identification of Defect Patterns in Semiconductor Wafer Maps: An Overview and Proposal
[J].
PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW),
2014,
:420-429
[2]
Alawieh M. B., 2020, P 57 ACM IEEE DES AU, P1
[3]
[Anonymous], 2019, SEMICONDUCTORS NEXT
[4]
[Anonymous], 2012, PRODUCTION PLANNING
[5]
Oversampling Based on Data Augmentation in Convolutional Neural Network for Silicon Wafer Defect Classification
[J].
KNOWLEDGE INNOVATION THROUGH INTELLIGENT SOFTWARE METHODOLOGIES, TOOLS AND TECHNIQUES (SOMET_20),
2020, 327
:3-12
[6]
Batool U, 2020, 2020 16TH IEEE INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING & ITS APPLICATIONS (CSPA 2020), P230, DOI [10.1109/CSPA48992.2020.9068669, 10.1109/cspa48992.2020.9068669]
[7]
Beuth F, 2020, IEEE IND ELEC, P5323, DOI [10.1109/IECON43393.2020.9255234, 10.1109/iecon43393.2020.9255234]
[8]
Mixed Pattern Recognition Methodology on Wafer Maps with Pre-trained Convolutional Neural Networks
[J].
ICAART: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON AGENTS AND ARTIFICIAL INTELLIGENCE, VOL 2,
2020,
:974-979
[9]
Chien J. C., 2020, APPL SCI, V10, P1