Mutation-based Compliance Testing for RISC-V

被引:1
|
作者
Herdt, Vladimir [1 ,2 ]
Tempel, Soren [1 ]
Grosse, Daniel [2 ,3 ]
Drechsler, Rolf [1 ,2 ]
机构
[1] Univ Bremen, Inst Comp Sci, Bremen, Germany
[2] DFKI GmbH, Cyber Phys Syst, Bremen, Germany
[3] Johannes Kepler Univ Linz, Inst Complex Syst, Linz, Austria
关键词
RISC-V; Compliance Testing; Mutation; Instruction Set Simulation; Symbolic Execution; GENERATION;
D O I
10.1145/3394885.3431584
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compliance testing for RISC-V is very important. Essentially, it ensures that compatibility is maintained between RISC-V implementations and the ever growing RISC-V ecosystem. Therefore, an official Compliance Test-suite (CT) is being actively developed. However, it is very difficult to achieve that all relevant functional behavior is comprehensively tested. In this paper, we propose a mutation-based approach to boost RISC-V compliance testing by providing more comprehensive testing results. Therefore, we define mutation classes tailored for RISC-V to assess the quality of the CT and provide a symbolic execution framework to generate new test-cases that kill the undetected mutants. Our experimental results demonstrate the effectiveness of our approach. We identified several serious gaps in the CT and generated new tests to close these gaps.
引用
收藏
页码:55 / 60
页数:6
相关论文
共 50 条
  • [1] Toward RISC-V CSR Compliance Testing
    Bruns, Niklas
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (04) : 202 - 205
  • [2] Towards Specification and Testing of RISC-V ISA Compliance
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 995 - 998
  • [3] Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side
    Herdt, Vladimir
    Gross, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [4] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
    Nitta, Christopher
    Kaloti, Aaron
    Wang, Shuotong
    PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150
  • [5] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [6] Design of IOMMU Based on RISC-V
    Wang, Zhendao
    Ban, Guilong
    Hu, Jin
    Jiao, Xufeng
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2024, 51 (06): : 187 - 194
  • [7] Investigation of RISC-V
    Frolov, V. A.
    Galaktionov, V. A.
    Sanzharov, V. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2021, 47 (07) : 493 - 504
  • [8] Investigation of RISC-V
    V. A. Frolov
    V. A. Galaktionov
    V. V. Sanzharov
    Programming and Computer Software, 2021, 47 : 493 - 504
  • [9] Systematic RISC-V based Firmware Design
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    Gerum, Christoph
    Jung, Alexander
    Benz, Joscha-Joel
    Bringmann, Oliver
    Schwarz, Michael
    Stoffel, Dominik
    Kunz, Wolfgang
    PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2019,
  • [10] Exploring RISC-V Based DNN Accelerators
    Liu, Qiankun
    Amiri, Sam
    Ost, Luciano
    2024 IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS, COINS 2024, 2024, : 30 - 34