Closed-Loop Step-Down Fractional Charge Pump Converter in 0.18um CMOS Technology

被引：0

作者：

Capino, Meliza B. ^{[1
]}

Rivera, Lyneth N. ^{[1
]}

Hora, Jefferson A. ^{[1
,2
]}

Pasco, Jefrey C. ^{[1
,2
]}

机构：

[1] Mindanao State Univ, Iligan Inst Technol, Microelect Lab, Iligan, Philippines

[2] Mindanao State Univ, Iligan Inst Technol, Complex Syst Initiat, Iligan, Philippines

来源：

2015 INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY,COMMUNICATION AND CONTROL, ENVIRONMENT AND MANAGEMENT (HNICEM) | 2015年

关键词：

step-down charge pump; bandgap voltage reference; hysteresis comparator; voltage ripple;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a digitally controlled closed-loop step-down charge pump converter with fractional conversion ratios, implemented in TSMC 0.18um 1P6M CMOS technology. A simple and area-efficient implementation of charge-pump converter with low ripple output voltage and fast settling time response implementation is achieved. The feedback loop configuration provides the circuit load protection from overvoltage. Moreover, this converter can function at 1 MHz operational frequency having a 2.2V to 3.3V input voltage suitable for battery applications. A regulated 1.1V output voltage with 10mA load current is achieved, with 10mV output voltage ripple, 82.9 mu s settling time, and 83.39% peak efficiency.

引用

页码：496 / +

页数：10

共 10 条

[1] Active pixel image sensor scale down in 0.18um CMOS technology
Chien, HC
Wuu, SG
Yaung, DN
Tseng, CH
Lin, JS
Wang, CS
Chang, CK
Hsiao, YK
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 813 - 816
[2] Design of Phase Frequency Detector (PFD),Charge Pump ( CP) and Programmable Frequency Divider for PLL in 0.18um CMOS Technology
Ahmad, Anim Arifah
Ali, Sawal Hamid Md
Kamal, Noorfazila
Rahman, Siti Raudzah Abdul
Othman, Masuri
2018 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2018), 2018, : 242 - 245
[3] A High Gain Down-Conversion Mixer in 0.18um CMOS Technology for Ultra Wideband Applications
Sharma, Uttam Kumar
Chaturvedi, Abhay
Kumar, Manish
2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 592 - 596
[4] A 100 mA Fractional Step-Down Charge Pump with Digital Control
Sadio, Valter A. L.
Parreira, Abilio E. M.
Santos, Marcelino B.
VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
[5] Reconstruction Filter for Delta-Sigma Oversampling Digital-to-Analog Converter Implemented in 0.18um CMOS Technology
Gerasta, Olga Joy L.
Villaruz, Ace Virgil D.
2015 INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY,COMMUNICATION AND CONTROL, ENVIRONMENT AND MANAGEMENT (HNICEM), 2015, : 487 - +
[6] A 0.8∼3GHz Wideband Folded Down-Converter with Noise Cancellation in 0.18um SiGe Technology
Su, Zhan
Dai, Fa Foster
Wilamowski, B. M.
Hamilton, Michael
Zhou, Wei
Wang, Yudong
Fu, Jun
2015 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2015, : 105 - 108
[7] A Fully-Integrated 0.18 μm CMOS DC-DC Step-Down Converter, Using a Bondwire Spiral Inductor
Wens, Mike
Steyaert, Michiel
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 17 - 20
[8] Closed Loop Voltage Mode Controlled High Step-Down/Step-Up Positive Output Buck-Boost Converter
Udumula, Ramanjaneya Reddy
Hanumandla, Deepika
Bellapu, Vijayalakshmi
JOURNAL OF POWER TECHNOLOGIES, 2020, 100 (03): : 255 - 262
[9] Complex programmable logic device-based closed-loop implementation of switched-capacitor step-down DC-DC converter for multiple output choices
Chang, Y. -H.
IET ELECTRIC POWER APPLICATIONS, 2007, 1 (06) : 926 - 936
[10] A 94.7% Efficiency Direct-Step-Down SwitchedTank-Based 48V to 1V-3.3V Hybrid Converter with Constant-Resonant-Time Closed-Loop Control
Sim, Si Yuan
Zhang, Xin
Jiang, Junmin
Wei, Kang
Huang, Cheng
2024 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2024, : 1344 - 1350

← 1 →