psub guard ring design and modeling for the purpose of substrate noise isolation in the SOC era

被引:25
作者
Hsu, TL [1 ]
Chen, YC [1 ]
Tseng, HC [1 ]
Liang, V [1 ]
Jan, JS [1 ]
机构
[1] United Microelect Corp, Cent R&D Div, Hsinchu 30077, Taiwan
关键词
lump circuit model; n-well guard ring; p-minus substrate guard ring; p-plus guard ring (psub GR); substrate noise isolation;
D O I
10.1109/led.2005.854351
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter reports the effect of using a p-minus substrate guard ring (psub GR) structure to reduce substrate noise coupling. A corresponding equivalent lump circuit model that predicts the substrate noise isolation behavior of this structure versus distance is also presented. For this particular study, it was found that integrating the psub GR into conventional GR designs can improve substrate noise isolation capabilities of conventional p+ guard rings and n-well guard rings by -15 dB and -5 dB, respectively. This scheme requires no extra masks or processes, and no special substrate material.
引用
收藏
页码:693 / 695
页数:3
相关论文
共 6 条
[1]   RF CMOS on high-resistivity substrates for system-on-chip applications [J].
Benaissa, K ;
Yang, JY ;
Crenshaw, D ;
Williams, B ;
Sridhar, S ;
Ai, J ;
Boselli, G ;
Zhao, S ;
Tang, SP ;
Ashburn, S ;
Madhani, P ;
Blythe, T ;
Mahalingam, N ;
Shichijo, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) :567-576
[2]   A 2.4-GHz CMOS transceiver for bluetooth [J].
Darabi, H ;
Khorram, S ;
Chien, HM ;
Pan, MA ;
Wu, S ;
Moloudi, S ;
Leete, JC ;
Rael, JJ ;
Syed, M ;
Lee, R ;
Ibrahim, B ;
Rofougaran, M ;
Rofougaran, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :2016-2024
[3]   COMPARISON OF SOI AND JUNCTION ISOLATION FOR SUBSTRATE CROSSTALK SUPPRESSION IN MIXED-MODE INTEGRATED-CIRCUITS [J].
JOARDAR, K .
ELECTRONICS LETTERS, 1995, 31 (15) :1230-1231
[4]  
Troutman R. R, 1986, LATCHUP CMOS TECHNOL, P165
[5]   Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver [J].
Xu, M ;
Su, DK ;
Shaeffer, DK ;
Lee, TH ;
Wooley, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :473-485
[6]   Substrate noise-coupling characterization and efficient suppression in CMOS technology [J].
Yeh, WK ;
Chen, SM ;
Fang, YK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (05) :817-819