Realization of high-speed data acquisition using FIFO memory

This paper proposes a method of realizing high-speed acquisition using high-speed ADC and FIFO memory. The data acquisition system schematic is given in detail based on FIFO memory which is composed by LH5496(H) and the work process of such an data acquisition system is also particular described. In addition, the design method of high-speed time sequence logic control circuit and the circuit's signals time sequence relation is also discussed.