GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches

被引：0
|
作者：
Karaca, Hulusi [1 ]
Bektas, Enes [2 ]
机构：
[1] Selcuk Univ, Fac Technol, Dept Elect & Elect Engn, TR-42075 Konya, Turkey
[2] Univ Cankin Karatekin, Fac Engn & Architecture, Dept Elect & Elect Engn, Cankiri, Turkey
来源：
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I | 2015年
关键词：
Genetic algorithm; minimum number of switches; multilevel inverter; selective harmonic elimination; total harmonic distortion;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Multilevel inverters have been used in the power applications to get low total harmonic distortion (THD) in medium or high voltage levels. In order to get low THD in the output voltage, several techniques have been applied to multilevel inverter. One of these techniques is Selective Harmonic Elimination (SHE) that has an extensive research area in the field of power electronics. It is also an alternative to usual PWM techniques and includes nonlinear equations of stepped voltage waveform. In this paper, multilevel inverter with reduced number of switches which enables a reduction in the system cost has been proposed, and solution of SHE equations have been optimized by Genetic Algorithm (GA). The results of simulation and analysis have apparently proved that proposed GA based SHE technique eliminates desired harmonic order.
引用
收藏
页码：204 / 209
页数：6
相关论文
共 50 条
  • [1] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches: An Experimental Study
    Bektas, Enes
    Karaca, Hulusi
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2019, 25 (03) : 10 - 17
  • [2] Selective Harmonic Elimination Using Genetic Algorithm for Multilevel Inverter with Reduced Number of Power Switches
    Karaca, Hulusi
    Bektas, Enes
    ENGINEERING LETTERS, 2016, 24 (02) : 138 - 143
  • [3] DESIGN AND IMPLEMENTATION OF GA BASED SELECTIVE HARMONIC ELIMINATION IN MODIFIED CASCADED MULTILEVEL INVERTER
    Dhayanandh, S.
    Manoharan, S.
    ADVANCEMENTS IN AUTOMATION AND CONTROL TECHNOLOGIES, 2014, 573 : 3 - +
  • [4] A higher levels multilevel inverter with reduced number of switches
    Harbi, I. A.
    Azazi, Haitham Z.
    Lashine, Azza E.
    Elsabbe, Awad E.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1286 - 1299
  • [5] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [6] Design of Multilevel Inverter with Reduced Number of Switches
    Shimpi, A.
    Sheikh, A.
    Bhil, S.
    2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
  • [7] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches
    Prabaharan, N.
    Palanisamy, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [8] A New Multilevel Inverter Topology with Reduced Number of Power Switches
    Beigi, L. M. A.
    Azli, N. A.
    Khosravi, F.
    Najafi, E.
    Kaykhosravi, A.
    2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
  • [9] Analysis of Cascaded Multilevel Inverter with a Reduced Number of Switches for Reduction of Total Harmonic Distortion
    Muralikumar, Kola
    Ponnambalam, P.
    IETE JOURNAL OF RESEARCH, 2023, 69 (01) : 295 - 308
  • [10] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
12345