A new scheduling approach using combined dispatching criteria in wafer fabs

被引:98
作者
Dabbas, RM [1 ]
Fowler, JW
机构
[1] Motorola Semicond Prod Sector, Phoenix, AZ 85008 USA
[2] Arizona State Univ, Dept Ind Engn, Tempe, AZ 85287 USA
[3] Arizona State Univ, Dept Ind Engn, Tempe, AZ 85287 USA
基金
美国国家科学基金会;
关键词
dispatching; scheduling; semiconductor manufactoring; wafer fabrication;
D O I
10.1109/TSM.2003.815201
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, a scheduling approach that combines multiple dispatching criteria into a single rule, with the objective of simultaneously optimizing multiple performance measures is proposed. This is accomplished using a linear combination with relative weights. The weights identify the contribution of the different criteria. The weights' assignments to the different criteria are optimized using a mixture design of experiments (DOE) and multiple response optimization. Results using this new approach show significant improvement versus the use of a single dispatching criterion.
引用
收藏
页码:501 / 510
页数:10
相关论文
共 17 条
[1]  
[Anonymous], THESIS MIT CAMBRIDGE
[2]  
CHANG S, 1992, P 2 INT C AUT TECHN, V4, P47
[3]  
Conway R.W., 1967, Theory of Scheduling
[4]  
Dabbas R.M., 1999, THESIS ARIZONA STATE
[5]   Multiple response optimization using mixture-designed experiments and desirability functions in semiconductor scheduling [J].
Dabbas, RM ;
Fowler, JW ;
Rollier, DA ;
McCarville, D .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2003, 41 (05) :939-961
[6]   A combined dispatching criteria approach to scheduling semiconductor manufacturing systems [J].
Dabbas, RM ;
Chen, HN ;
Fowler, JW ;
Shunk, D .
COMPUTERS & INDUSTRIAL ENGINEERING, 2001, 39 (3-4) :307-324
[7]  
DERRINGER G, 1980, J QUAL TECHNOL, V12, P4
[8]   REAL-TIME CONTROL OF MULTIPRODUCT BULK-SERVICE SEMICONDUCTOR MANUFACTURING PROCESSES [J].
FOWLER, JW ;
PHILLIPS, DT ;
HOGG, GL .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1992, 5 (02) :158-163
[9]   CLOSED-LOOP JOB RELEASE CONTROL FOR VLSI CIRCUIT MANUFACTURING [J].
GLASSEY, CR ;
RESENDE, MGC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (01) :36-46
[10]   DYNAMIC BATCHING HEURISTIC FOR SIMULTANEOUS PROCESSING [J].
GLASSEY, CR ;
WENG, WW .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1991, 4 (02) :77-82