Low Cost Rollback to Improve Fault-Tolerance in VLSI Circuits

被引:0
|
作者
Bonnoit, Thierry [1 ,2 ]
Zergainoh, Nacer-Eddine
Nicolaidis, Michael
Velazco, Raoul
机构
[1] Univ Grenoble Alpes, TIMA, F-38000 Grenoble, France
[2] CNRS, TIMA, F-38000 Grenoble, France
关键词
Error correction; fault tolerance; soft error; rollback; LOGIC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In nanometer technologies, circuits are more and more sensitive to various kinds of perturbations. Alpha particles and atmospheric neutrons are affecting storage elements as well as the combinational logic. In the past, the major efforts were related on memories. However, as the whole situation is getting worse, solutions that protect the entire design are mandatory. Solutions for detecting the error in logic functions already exist, but there are only few of them that allow the correction, leading to a lot of hardware overhead in non-processor design. In this paper, we present a novel hardware architecture that reduces the cost of rollback in any kinds of circuit.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance
    Bonnoit, Thierry
    Zergainoh, Nacer-Eddine
    Nicolaidis, Michael
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1438 - 1451
  • [2] Fault Tolerance in VLSI Circuit with Reducing Rollback Cost using FSM
    Srinath, Gadde Doondi
    Samson, Mamatha
    PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 1162 - 1166
  • [3] FAULT TOLERANCE IN VLSI CIRCUITS
    KOREN, I
    SINGH, AD
    COMPUTER, 1990, 23 (07) : 73 - 83
  • [4] Low-cost fault-tolerance in barrier synchronizations
    Kulkarni, SS
    Arora, A
    1998 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING - PROCEEDINGS, 1998, : 132 - 139
  • [5] NONPLANAR VLSI ARRAYS WITH HIGH FAULT-TOLERANCE CAPABILITIES
    LATIFI, S
    ELAMAWY, A
    IEEE TRANSACTIONS ON RELIABILITY, 1989, 38 (01) : 51 - 57
  • [6] Synthesis of Fault-Tolerance Circuits by Genetic Algorithms
    Shlyakov, Alexandr N.
    Kamenskih, Anton N.
    Mazunina, Elizaveta S.
    PROCEEDINGS OF THE 2017 IEEE RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2017 ELCONRUS), 2017, : 339 - 341
  • [7] Fault-Tolerance of Self-Timed Circuits
    Stepchenkov, Yuri A.
    Kamenskih, Anton N.
    Diachenko, Yuri G.
    Rogdestvenski, Yuri V.
    Diachenko, Denis Y.
    PROCEEDINGS OF THE 2019 10TH INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS, SERVICES AND TECHNOLOGIES (DESSERT), 2019, : 41 - 44
  • [8] A Verification Strategy for Fault-Detection and Fault-Tolerance Circuits
    Boschi, Gabriele
    Mariani, Riccardo
    Lorenzini, Stefano
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [9] On-line simulation to improve fault-tolerance
    Li, JJ
    PROCEEDINGS OF THE COMMUNICATION NETWORKS AND DISTRIBUTED SYSTEMS MODELING AND SIMULATION (CNDS'98), 1998, : 81 - 86
  • [10] USING FUNCTIONAL MAINTENANCE TO IMPROVE FAULT-TOLERANCE
    UMEDA, Y
    TOMIYAMA, T
    YOSHIKAWA, H
    SHIMOMURA, Y
    IEEE EXPERT-INTELLIGENT SYSTEMS & THEIR APPLICATIONS, 1994, 9 (03): : 25 - 31