CUDA-enabled Hadoop Cluster for Sparse Matrix Vector Multiplication

被引:0
|
作者
Reza, Motahar [1 ]
Sinha, Aman [1 ]
Nag, Rajkumar [1 ]
Mohanty, Prasant [1 ]
机构
[1] Natl Inst Sci & Technol, Sch Comp Sci & Engn, High Performance Comp Lab, Berhampur 761008, Orissa, India
来源
2015 IEEE 2ND INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION SYSTEMS (RETIS) | 2015年
关键词
Hadoop; MapReduce; SpMV; CUDA; SCOO; GPGPU;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Compute Unified Device Architecture (CUDA) is an architecture and programming model that allows leveraging the high compute-intensive processing power of the Graphical Processing Units (GPUs) to perform general, non-graphical tasks in a massively parallel manner. Hadoop is an open-source software framework that has its own file system, the Hadoop Distributed File System (HDFS), and its own programming model, the Map Reduce, in order to accomplish the tasks of storage of very large amount of data and their fast processing in a distributed manner in a cluster of inexpensive hardware. This paper presents a model and implementation of a Hadoop-CUDA Hybrid approach to perform Sparse Matrix Vector Multiplication(SpMV) of very large matrices in a very high performing manner. Hadoop is used for splitting the input matrix into smaller sub-matrices, storing them on individual data nodes and then invoking the required CUDA kernels on the individual GPU-possessing cluster nodes. The original SpMV is done using CUDA. Such an implementation has been seen to improve the performance of the SpMV operation over very large matrices by speedup of around 1.4 in comparison to non-Hadoop, single-GPU CUDA implementation.
引用
收藏
页码:169 / 172
页数:4
相关论文
共 50 条
  • [31] On Implementing Sparse Matrix Multi-Vector Multiplication on GPUs
    Abu-Sufah, Walid
    Ahmad, Khalid
    2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), 2014, : 1117 - 1124
  • [32] Parallel Computation of Sparse Matrix Vector Multiplication
    Yin, Wei
    He, Yu
    2011 INTERNATIONAL CONFERENCE ON FUTURE COMPUTER SCIENCE AND APPLICATION (FCSA 2011), VOL 3, 2011, : 196 - 199
  • [33] Adaptive diagonal sparse matrix-vector multiplication on GPU
    Gao, Jiaquan
    Xia, Yifei
    Yin, Renjie
    He, Guixia
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 157 : 287 - 302
  • [34] A GPU Framework for Sparse Matrix Vector Multiplication
    Neelima, B.
    Reddy, G. Ram Mohana
    Raghavendra, Prakash S.
    2014 IEEE 13TH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING (ISPDC), 2014, : 51 - 58
  • [35] CUDA GPU libraries and novel sparse matrix-vector multiplication-implementation and performance enhancement in unstructured finite element computations
    Haney, Richard
    Mohan, Ram
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2019, 20 (04) : 501 - 507
  • [36] CUDA-enabled Multiple Symbol Detection for PCM/FM Demodulation
    Zhao, Renliang
    Zheng, Haixin
    Liu, Ying
    Jian, Liheng
    Gu, Xianglong
    Han, Bingyin
    Wang, Zhongya
    2013 INTERNATIONAL CONFERENCE ON CLOUD AND SERVICE COMPUTING (CSC 2013), 2013, : 9 - 15
  • [37] Optimizing a Semantic Comparator using CUDA-enabled Graphics Hardware
    Tripathy, Aalap
    Mohan, Suneil
    Mahapatra, Rabi
    FIFTH IEEE INTERNATIONAL CONFERENCE ON SEMANTIC COMPUTING (ICSC 2011), 2011, : 125 - 132
  • [38] A PARALLEL DESIGN OF COMPUTER GO ENGINE ON CUDA-ENABLED GPU
    Zhang, Qifei
    Liu, Zhiqing
    2011 IEEE INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTELLIGENCE SYSTEMS, 2011, : 85 - 88
  • [39] Iterative Sparse Matrix-Vector Multiplication for Integer Factorization on GPUs
    Schmidt, Bertil
    Aribowo, Hans
    Dang, Hoang-Vu
    EURO-PAR 2011 PARALLEL PROCESSING, PT 2, 2011, 6853 : 413 - 424
  • [40] Node aware sparse matrix-vector multiplication
    Bienz, Amanda
    Gropp, William D.
    Olson, Luke N.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 130 : 166 - 178