CUDA-enabled Hadoop Cluster for Sparse Matrix Vector Multiplication

被引:0
|
作者
Reza, Motahar [1 ]
Sinha, Aman [1 ]
Nag, Rajkumar [1 ]
Mohanty, Prasant [1 ]
机构
[1] Natl Inst Sci & Technol, Sch Comp Sci & Engn, High Performance Comp Lab, Berhampur 761008, Orissa, India
来源
2015 IEEE 2ND INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION SYSTEMS (RETIS) | 2015年
关键词
Hadoop; MapReduce; SpMV; CUDA; SCOO; GPGPU;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Compute Unified Device Architecture (CUDA) is an architecture and programming model that allows leveraging the high compute-intensive processing power of the Graphical Processing Units (GPUs) to perform general, non-graphical tasks in a massively parallel manner. Hadoop is an open-source software framework that has its own file system, the Hadoop Distributed File System (HDFS), and its own programming model, the Map Reduce, in order to accomplish the tasks of storage of very large amount of data and their fast processing in a distributed manner in a cluster of inexpensive hardware. This paper presents a model and implementation of a Hadoop-CUDA Hybrid approach to perform Sparse Matrix Vector Multiplication(SpMV) of very large matrices in a very high performing manner. Hadoop is used for splitting the input matrix into smaller sub-matrices, storing them on individual data nodes and then invoking the required CUDA kernels on the individual GPU-possessing cluster nodes. The original SpMV is done using CUDA. Such an implementation has been seen to improve the performance of the SpMV operation over very large matrices by speedup of around 1.4 in comparison to non-Hadoop, single-GPU CUDA implementation.
引用
收藏
页码:169 / 172
页数:4
相关论文
共 50 条
  • [1] The Sliced COO format for Sparse Matrix-Vector Multiplication on CUDA-enabled GPUs
    Dang, Hoang-Vu
    Schmidt, Bertil
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, ICCS 2012, 2012, 9 : 57 - 66
  • [2] A CUDA-enabled Hadoop Cluster for Fast Distributed Image Processing
    Malakar, Ranajoy
    Vydyanathan, Naga
    2013 NATIONAL CONFERENCE ON PARALLEL COMPUTING TECHNOLOGIES (PARCOMPTECH), 2013,
  • [3] CUDA-enabled Sparse Matrix-Vector Multiplication on GPUs using atomic operations
    Dang, Hoang-Vu
    Schmidt, Bertil
    PARALLEL COMPUTING, 2013, 39 (11) : 737 - 750
  • [4] An efficient sparse matrix-vector multiplication on CUDA-enabled graphic processing units for finite element method simulations
    Altinkaynak, Atakan
    INTERNATIONAL JOURNAL FOR NUMERICAL METHODS IN ENGINEERING, 2017, 110 (01) : 57 - 78
  • [5] Sparse Matrix-Vector Multiplication Optimizations based on Matrix Bandwidth Reduction using NVIDIA CUDA
    Xu, Shiming
    Lin, Hai Xiang
    Xue, Wei
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES 2010), 2010, : 609 - 614
  • [6] A CUDA-enabled parallel algorithm for accelerating retinex
    Wang, Yuan-Kai
    Huang, Wen-Bin
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2014, 9 (03) : 407 - 425
  • [7] DENSE MATRIX-VECTOR MULTIPLICATION ON THE CUDA ARCHITECTURE
    Fujimoto, Noriyuki
    PARALLEL PROCESSING LETTERS, 2008, 18 (04) : 511 - 530
  • [8] A CUDA-enabled parallel algorithm for accelerating retinex
    Yuan-Kai Wang
    Wen-Bin Huang
    Journal of Real-Time Image Processing, 2014, 9 : 407 - 425
  • [9] CUDA-BLASTP: Accelerating BLASTP on CUDA-Enabled Graphics Hardware
    Liu, Weiguo
    Schmidt, Bertil
    Mueller-Wittig, Wolfgang
    IEEE-ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS, 2011, 8 (06) : 1678 - 1684
  • [10] An Evaluation of CUDA-enabled Virtualization Solutions
    Vinaya, M. S.
    Vydyanathan, Nagavijayajakshmi
    Gajjar, Mrugesh
    2012 2ND IEEE INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2012, : 621 - 626