Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs

被引：0

作者：

Nayak, Deepak Kumar ^{[1
]}

Banna, Srinivasa ^{[1
]}

Samal, Sandeep Kumar ^{[2
]}

Lim, Sung Kyu ^{[2
]}

机构：

[1] GLOBALFOUNDRIES, Technol Res, 2600 Great Amer Way, Santa Clara, CA 95054 USA

[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年

关键词：

3D IC; Monolithic; 3D; TSV; PPA; PPC; Cost;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Power, performance, area, and cost analysis of TSV, mini-TSV, and monolithic 3D ICs is presented. Power savings for TSV, mini-TSV, and monolithic 3D ICs are 21%, 25%, and 37/0, respectively, compared to that of a 2D IC. It is shown that monolithic 3D can deliver one node PPC benefit, whereas TSV 3D or mini-TSV 3D can only achieve a half node PPC advantage.

引用

页数：2

共 50 条

[41] A High-Performance Vertical Substrate Noise Isolation Method for 3D ICs
Wu, Jia-Yi
Chen, Yong-Wei
Zhang, Mu-Shui
Tan, Hong-Zhou
2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 19 - 22
[42] Wire Length Characteristics of Multi-Tier Gate-Level Monolithic 3D ICs
Lin, Sheng-En David
Kim, Dae Hyun
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2019, 7 (02) : 301 - 310
[43] Novel Adaptive Power Gating Strategy of TSV-Based Multi-Layer 3D IC
Kim, Seungwon
Kang, Seokhyung
Han, Ki Jin
Kim, Youngmin
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 537 - 541
[44] Enhancing System-Wide Power Integrity in 3D ICs with Power Gating
Wang, Hailong
Salman, Emre
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 322 - 326
[45] 3D-DPS: An Efficient 3D-CAC for Reliable Data Transfer in 3D ICs
Shirmohammdi, Zahra
Rohbani, Nezam
Miremadi, Seyed Ghassem
2016 12TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2016), 2016, : 97 - 107
[46] Thermal correlation between measurements and FEM simulations in 3D ICs
Souare, P. M.
de Crecy, F.
Fiori, V.
Ben Jamaa, H.
Farcy, A.
Gallois-Garreignot, S.
Borbely, A.
Colonna, J. -P.
Coudrain, P.
Giraud, B.
Laviron, C.
Cheramy, S.
Tavernier, C.
Michailos, J.
2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
[47] A Power-Efficient Hierarchical Network-on-Chip Topology for Stacked 3D ICs
Matos, Debora
Reinbrecht, Cezar
Motta, Tiago
Susin, Altamiro
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 308 - 313
[48] Evaluation and Optimization of Thermo-Mechanical Reliability of a TSV-based 3D MEMS
Zeng, Qinghua
Guan, Yong
Chen, Jing
Meng, Wei
Jin, Yufeng
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1797 - 1802
[49] Effectiveness of thermal redistribution layer in cooling of 3D ICs
Wang, Fengjuan
Li, Yue
Yu, Ningmei
Yang, Yuan
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2021, 34 (03)
[50] Placement of 3D ICs with thermal and interlayer via considerations
Goplen, Brent
Sapatnekar, Sachin
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 626 - +

← 1 2 3 4 5 →