Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs

被引：0

作者：

Nayak, Deepak Kumar ^{[1
]}

Banna, Srinivasa ^{[1
]}

Samal, Sandeep Kumar ^{[2
]}

Lim, Sung Kyu ^{[2
]}

机构：

[1] GLOBALFOUNDRIES, Technol Res, 2600 Great Amer Way, Santa Clara, CA 95054 USA

[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年

关键词：

3D IC; Monolithic; 3D; TSV; PPA; PPC; Cost;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Power, performance, area, and cost analysis of TSV, mini-TSV, and monolithic 3D ICs is presented. Power savings for TSV, mini-TSV, and monolithic 3D ICs are 21%, 25%, and 37/0, respectively, compared to that of a 2D IC. It is shown that monolithic 3D can deliver one node PPC benefit, whereas TSV 3D or mini-TSV 3D can only achieve a half node PPC advantage.

引用

页数：2

共 50 条

[31] Fault Detection and Redundancy Design for TSVs in 3D ICs
Hu, Sai
Wang, Qin
Guo, Zheng
Xie, Jing
Mao, Zhigang
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[32] Built-In Self-Repair for Manufacturing and Runtime TSV Defects in 3D ICs
Maity, Dilip Kumar
Roy, Surajit Kumar
Giri, Chandan
2020 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2020, : 40 - 45
[33] Power Analysis Approach for NoC-based Homogeneous Stacked 3D ICs
Durrani, Yaseer Arafat
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
[34] NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D ICs
Chaudhuri, Arjun
Banerjee, Sanmitra
Chakrabarty, Krishnendu
2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 168 - 173
[35] A Cost-Effective Built-In Self-Test Mechanism for Post-Manufacturing TSV Defects in 3D ICs
Maity, Dilip Kumar
Roy, Surajit Kumar
Giri, Chandan
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
[36] Compact model to efficiently characterize TSV-to-transistor noise coupling in 3D ICs
Wang, Hailang
Asgari, Mohammad H.
Salman, Emre
INTEGRATION-THE VLSI JOURNAL, 2014, 47 (03) : 296 - 306
[37] Investigation of the Dynamics of Liquid Cooling of 3D ICs
Islam, Sakib
Motaleb, Ibrahim Abdel
2019 8TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2019,
[38] A Comprehensive Platform for Thermal Studies in TSV-based 3D Integrated Circuits
Souare, P. M.
Coudrain, P.
Colonna, J. P.
Fiori, V.
Farcy, A.
de Crecy, F.
Borbely, A.
Ben-Jamaa, H.
Laviron, C.
Gallois-Garreignot, S.
Giraud, B.
Hotellier, N.
Franiatte, R.
Dumas, S.
Chancel, C.
Riviere, J. -M.
Pruvost, J.
Cheramy, S.
Tavernier, C.
Michailos, J.
Le Pailleur, L.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[39] Metal Film Bridge with TSV-based 3D Wafer Level Packaging
Guo, Yunlong
Lou, Wenzhong
Ding, Xuran
2015 IEEE 10TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2015, : 430 - 434
[40] Structural Optimization of Ground Vias for 3D ICs
Li, Chunquan
Kuang, Xiaole
MANUFACTURING PROCESS TECHNOLOGY, PTS 1-5, 2011, 189-193 : 1472 - 1475

← 1 2 3 4 5 →