Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs

被引：0
|
作者：
Nayak, Deepak Kumar [1 ]
Banna, Srinivasa [1 ]
Samal, Sandeep Kumar [2 ]
Lim, Sung Kyu [2 ]
机构：
[1] GLOBALFOUNDRIES, Technol Res, 2600 Great Amer Way, Santa Clara, CA 95054 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年
关键词：
3D IC; Monolithic; 3D; TSV; PPA; PPC; Cost;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Power, performance, area, and cost analysis of TSV, mini-TSV, and monolithic 3D ICs is presented. Power savings for TSV, mini-TSV, and monolithic 3D ICs are 21%, 25%, and 37/0, respectively, compared to that of a 2D IC. It is shown that monolithic 3D can deliver one node PPC benefit, whereas TSV 3D or mini-TSV 3D can only achieve a half node PPC advantage.
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Clock Tree Synthesis for TSV-Based 3D IC Designs
    Kim, Tak-Yung
    Kim, Taewhan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [22] Metal Layer Sharing: A Routing Optimization Technique for Monolithic 3D ICs
    Pentapati, Sai
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (09) : 1355 - 1367
  • [23] Optimization of Full-Chip Power Distribution Networks in 3D ICs
    Satomi, Yuuta
    Hachiya, Koutaro
    Kanamoto, Toshiki
    Kurokawa, Atsushi
    2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 134 - 138
  • [24] Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Xie, Yuan
    Huang, Tingting
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 1 - 9
  • [25] Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs
    Wang, Kan
    Dong, Sheqin
    Ma, Yuchun
    Wang, Yu
    Hong, Xianlong
    Cong, Jason
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (12) : 2490 - 2498
  • [26] Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit Study
    Kim, Kwang Min
    Sinha, Saurabh
    Cline, Brian Tracy
    Yeric, Greg
    Lim, Sung Kyu
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 70 - 75
  • [27] Cost-Effective TSV Grouping for Yield Improvement of 3D-ICs
    Zhao, Yi
    Khursheed, Saqib
    Al-Hashimi, Bashir M.
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 201 - 206
  • [28] Dynamic data split: A crosstalk suppression scheme in TSV-based 3D IC
    Wang, Qin
    Chen, Zhenyang
    Jiang, Jianfei
    Guo, Zheng
    Mao, Zhigang
    INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 23 - 30
  • [29] A Performance Analysis for Interconnections of 3D ICs with Frequency-Dependent TSV Model in S-parameter
    Han, Ki Jin
    Lim, Younghyun
    Kim, Youngmin
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (05) : 649 - 657
  • [30] Cost Model for Monolithic 3D Integrated Circuits
    Gitlin, Daniel
    Vinet, Maud
    Clermidy, Fabien
    2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
12345