共 50 条
- [12] TSV-Based 3D Integration Fabrication Technologies: An Overview 2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 253 - 256
- [13] Design and CAD Methodologies for Low Power Gate-level Monolithic 3D ICs PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 171 - 176
- [14] Redundant vias insertion for performance enhancement in 3D ICs IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 571 - 580
- [16] MTL-based modeling and analysis of the effects of TSV noise coupling on the power delivery network in 3D ICs Journal of Computational Electronics, 2020, 19 : 543 - 554
- [17] Power Benefit Study for Ultra-High Density Transistor-Level Monolithic 3D ICs 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
- [19] Modeling Hardware Trojans in 3D ICs 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 485 - 490
- [20] Integrating Thermocouple Sensors into 3D ICs 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 221 - 226