Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs

被引：0
|
作者：
Nayak, Deepak Kumar [1 ]
Banna, Srinivasa [1 ]
Samal, Sandeep Kumar [2 ]
Lim, Sung Kyu [2 ]
机构：
[1] GLOBALFOUNDRIES, Technol Res, 2600 Great Amer Way, Santa Clara, CA 95054 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年
关键词：
3D IC; Monolithic; 3D; TSV; PPA; PPC; Cost;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Power, performance, area, and cost analysis of TSV, mini-TSV, and monolithic 3D ICs is presented. Power savings for TSV, mini-TSV, and monolithic 3D ICs are 21%, 25%, and 37/0, respectively, compared to that of a 2D IC. It is shown that monolithic 3D can deliver one node PPC benefit, whereas TSV 3D or mini-TSV 3D can only achieve a half node PPC advantage.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Co-optimization of fault tolerance, wirelength and temperature mitigation in TSV-based 3D ICs
    Zhao, Yi
    Khursheed, Saqib
    Al-Hashimi, Bashir M.
    Zhao, Zhiwen
    2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [2] Chip/Package Co-Analysis of Thermo-Mechanical Stress and Reliability in TSV-based 3D ICs
    Jung, Moongon
    Pan, David Z.
    Lim, Sung Kyu
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 317 - 326
  • [3] Capacitive and Inductive TSV-to-TSV Resilient Approaches for 3D ICs
    Yaghini, Pooria M.
    Eghbal, Ashkan
    Yazdi, Siavash S.
    Bagherzadeh, Nader
    Green, Michael M.
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (03) : 693 - 705
  • [4] Integrated Power Delivery Methodology for 3D ICs
    Safari, Yousef
    Vaisband, Boris
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 114 - 119
  • [5] An Overview of Thermal Challenges and Opportunities for Monolithic 3D ICs
    Shukla, Prachi
    Coskun, Ayse K.
    Pavlidis, Vasilis F.
    Salman, Emre
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 439 - 444
  • [6] Full-Chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs
    Song, Taigon
    Liu, Chang
    Peng, Yarui
    Lim, Sung Kyu
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [7] An Effective Model for Evaluating Vertical Propagation Delay in TSV-based 3-D ICs
    Watanabe, Masayuki
    Niioka, Nanako
    Kobayashi, Tetsuya
    Karel, Rosely
    Fukase, Masa-aki
    Imai, Masashi
    Kurokawa, Atsushi
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 514 - 518
  • [8] Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs
    Samal, Sandeep Kumar
    Panth, Shreepad
    Samadi, Kambiz
    Saedi, Mehdi
    Du, Yang
    Lim, Sung Kyu
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [9] Power efficiency of 3D vs 2D ICs
    Chrzanowska-Jeske, M.
    Ahmed, Mohammad A.
    2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
  • [10] Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs
    Song, Taigon
    Liu, Chang
    Kim, Dae Hyun
    Lim, Sung Kyu
    Cho, Jonghyun
    Kim, Joohee
    Pak, Jun So
    Ahn, Seungyoung
    Kim, Joungho
    Yoon, Kihyun
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 122 - 128
12345