A SINGLE-CHIP 24-GHz DIFFERENTIAL I/Q RECEIVER IN 0.18-μM CMOS TECHNOLOGY

This article describes a monolithic complementary metal-oxide-semiconductor field-effect-transistor (CMOS) direct-conversion receiver (OCR) comprising a low-noise amplifier, two sub-harmonic mixers (SHMs), three miniature quadrature couplers (QCs), three miniature ballots, and two intermediate frequency (IF) amplifiers. The SHMs in conjunction with the QCs and baluns are used to eliminate local oscillator (LO) self-mixing. The circuit was fabricated in a 0.18-mu m CMOS process for 24-GHz application. At an radio frequency (RF) of 24 GHz and IF frequency of 100 MHz, the OCR dissipates 62.6 mill and exhibits reflection coefficient at RF. port smaller than -10 dB for frequencies 10.6 similar to 31.6 GHz, a phase mismatch of 0.22 degrees similar to 5.18 degrees (the phases of differential in-phase/quadrature IF outputs are 0 degrees, 95.18 degrees, 176.85 degrees, and 270.22 degrees), a noise figure of 9.1 dB, and a conversion gain of 31.8 dB. In addition, excellent isolations were also achieved. The corresponding LO-IF, RF-IF, and LO-RF isolations are -40, -65.5, and -50.9 dB, respectively, at 24 GHz. The chip area is only 1.6 x 0.67 mm(2), i.e., 1.07 mm(2), excluding the test pads. (C) 2011 Wiley Periodicals, Inc. Microwave Opt Technol Lett 53:2593-2601, 2011: View this article online at wileyonlinelibrary.com. DOI 10.1002/mop.26351