Star-Type Architecture with Low Transmission Latency for a 2D Mesh NOC

被引：0

作者：

Chen, Kuan-Ju ^{[1
]}

Peng, Chin-Hung ^{[1
]}

Lai, Feipei ^{[1
]}

机构：

[1] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Dept Elect Engn, Grad Inst Biomed Elect & Bioinformat, Taipei 10617, Taiwan

来源：

PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS) | 2010年

关键词：

Network on chip; star type; mesh; low latency; deadlock-free;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The 2D mesh network on chip (NOC) is a popular NOC topology because of network scalability and the use of a simple routing algorithm. However, the long distance traffic may suffer from high transmission latency. In this paper, we propose an improved design called the star-type architecture in which the long distance traffic is allowed to traverse an additional second-level mesh. Simulation results demonstrate that the proposed design can reduce the number of hops traversed for long distance traffic. A 12 x 12 star-type NOC shows performance improvements of 17.2% and 10.3% in comparison with the normal 2D mesh and level-2 mesh architectures, respectively.

引用

页码：915 / 918

页数：4

共 50 条

[1] L2STAR: A Star Type Level-2 2D Mesh Architecture for NoC
Ghosal, Prasun
Das, Tuhin Subhra
2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 155 - 159
[2] An automatic design flow for mapping application onto a 2D mesh NoC architecture
Delorme, Julien
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 31 - 42
[3] Resilient routing implementation in 2D mesh NoC
Bishnoi, Rimpy
Laxmi, Vijay
Gaur, Manoj Singh
Zwolinski, Mark
MICROELECTRONICS RELIABILITY, 2016, 56 : 189 - 201
[4] Analytical computation of packet latency in a 2D-mesh NoC
Foroutan, Sahar
Thonnart, Yvain
Hersemeule, Richard
Jerraya, Ahmed
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 229 - 232
[5] A Dynamic and Low Latency Wireless NoC Architecture
Chen, Yiou
Ling, Xiang
Hu, Jianhao
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[6] Mesh-Star Hybrid NoC Architecture with CDMA Switch
Lee, Woojoon
Sobelman, Gerald E.
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1349 - 1352
[7] A Dynamic and Mixed Routing Algorithm for 2D Mesh NoC
Du, Gaoming
Liang, Dayi
Song, Yukun
Zhang, Duoli
2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2013,
[8] A Novel Routing Algorithm for On-Chip Communication in NoC on Diametrical 2D Mesh Interconnection Architecture
Ghosal, Prasun
Das, Tuhin Subhra
ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 667 - +
[9] Cost effective routing techniques in 2D mesh NoC using on-chip transmission lines
Deb, Dipika
Jose, John
Das, Shirshendu
Kapoor, Hemangee K.
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 123 : 118 - 129
[10] A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's
Jiang, Weiwei
Bhardwaj, Kshitij
Lacourba, Geoffray
Nowick, Steven M.
2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,

← 1 2 3 4 5 →