Reliability Aware Power Management for Dual-Processor Real-Time Embedded Systems

被引:0
作者
Sridharan, Ranjani [1 ]
Mahapatra, Rabi [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
来源
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE | 2010年
关键词
Dynamic Fault-Tolerance; Dynamic Power Management;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Primary-Backup (PB) model has been a widely used model for reliability in dual-processor real-time systems. In recent literature, there have been a few works focussing on minimizing energy consumption of periodic task sets executing on such systems. One of the major drawbacks of these works is that they ignore the effects of frequency-scaling on fault arrival rates. In this paper, we present a modified Primary-Backup model for dual-processor systems that aims to maintain the reliability when employing power management techniques to minimize the overall energy consumption. Furthermore, the proposed approach exploits the uncertainties in the execution time of real-time tasks to better predict the available slack for energy management. The proposed modified PB-based Reliability-Aware Power Management (RAPM) approach was tested with synthetic task sets on both homogeneous and heterogeneous dual-processor systems. Simulation results show that it can achieve up to 67 % savings in expected energy consumption for low utilization task sets and up to 32 % savings for high utilization task sets without any loss in reliability in heterogeneous dual-processor systems.
引用
收藏
页码:819 / 824
页数:6
相关论文
共 13 条
[1]  
Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
[2]   Soft errors issues in low-power caches [J].
Degalahal, V ;
Li, L ;
Narayanan, V ;
Kandemir, M ;
Irwin, MJ .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (10) :1157-1166
[3]  
Govil K., 1995, MOBICOM'95. Proceedings of The First Annual International Conference on Mobile Computing and Networking, P13, DOI 10.1145/215530.215546
[4]   Dual-processor design of energy efficient fault-tolerant system [J].
Hua, Shaoxiong ;
Pari, Pushkin R. ;
Qu, Gang .
IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, :239-+
[5]  
Lu C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P56, DOI 10.1109/REAL.1999.818828
[6]   A fault-tolerant dynamic scheduling algorithm for multiprocessor real-time systems and its analysis [J].
Manimaran, G ;
Murthy, CSR .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (11) :1137-1152
[7]  
Pradhan D.K., 1986, Fault Tolerance Computing: Theory and Techniques
[8]   Power-efficient error tolerance in chip multiprocessors [J].
Rashid, MW ;
Tan, EJ ;
Huang, MC ;
Albonesi, DH .
IEEE MICRO, 2005, 25 (06) :60-70
[9]  
Sridharan R., 2008, P DES AUT C
[10]   Task feasibility analysis and dynamic voltage scaling in fault-tolerant real-time embedded systems [J].
Zhang, Y ;
Chakrabarty, K .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :1170-1175