Improved Packaging Design for Maximizing the Thermal Performance of Multifinger Collector-Up HBTs

被引:0
|
作者
Tseng, Hsien-Cheng [1 ]
机构
[1] Kun Shan Univ, R&D Ctr, Dept Elect Engn & Nanotechnol, Tainan 71003, Taiwan
关键词
collector-up heterojunction bipolar transistor (C-up HBT); genetic algorithm (GA); optimization; packaging; thermal; BIPOLAR-TRANSISTORS;
D O I
10.1115/1.4003515
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced collector-up (C-up) heterojunction bipolar transistors (HBTs) with the thermal-via configuration (TVC) have been analyzed using a genetic algorithm (GA). Novel packaging structures are presented and evaluated in detail. With careful optimization, the thermal performance can be maximized by improving the thermal resistance over 40%, and the conventional TVC can be further reduced by 35%. The proposed approach is demonstrated on the multifinger InGaP/GaAs C-up HBT, which is attractive as the active component in power amplifiers. A comparison of measured, finite-element-calculated, and GA-extracted results has been made. Consequently, it is shown that the remarkable thermal management can be achieved with a miniature heat-dissipation design, and the thermally stable InGaP/GaAs C-up HBT should be feasible for implementation in intelligent wireless communication systems. [DOI: 10.1115/1.4003515]
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Thermal performance analysis for packaging configuration design of multifinger GaInP collector-up HBTs as small high-power amplifiers
    Department of Electronic Engineering, Kunshan University, Tainan 71003, Taiwan
    不详
    J. Shanghai Jiaotong Univ. Sci., 2008, SUPPL. (39-41): : 39 - 41
  • [2] Thermal performance analysis for packaging configuration design of multifinger GaInP collector-up HBTs as small high-power amplifiers
    Tseng, H. C.
    Lee, P. H.
    Chou, J. H.
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 221 - +
  • [3] An effective device design for thermal management of multifinger InGaP/GaAs collector-up HBTs
    Tseng, H. C.
    Chen, J. Y.
    Chou, J. H.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2013, 26 (05) : 443 - 447
  • [4] Packaging Performance of GaAs/InGaAs/InGaP Collector-Up HBTs as Power Amplifiers
    Tseng, Hsien-Cheng
    Chu, Wen-Jinn
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 302 - 305
  • [5] Novel Design of Thermal-Via Configurations for Collector-Up HBTs
    Lee, Pei-Hsuan
    Tseng, Hsien-Cheng
    Chou, Jung-Hua
    JOURNAL OF ELECTRONIC PACKAGING, 2009, 131 (04) : 0445011 - 0445013
  • [6] A highly-compact packaging design for improving the thermal performance of multi-finger InGaP/GaAs collector-up HBTs
    Tseng, Hsien-Cheng
    Chen, Jhin-Yuan
    SOLID-STATE ELECTRONICS, 2011, 56 (01) : 85 - 88
  • [7] Investigation of thermal stability in multifinger GaInP/GaAs collector-up tunneling-collector HBTs with subtransistor via-hole structure
    Tanaka, Ken'ichi
    Mochizuki, Kazuhiro
    Takubo, Chisaki
    Matsumoto, Hidetoshi
    Tanoue, Tomonori
    Ohbu, Isao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (08) : 1759 - 1767
  • [8] Analysis and Optimization of Packaging Structures to Maximize the Thermal Performance of Multi-Finger GaInP/GaAs Collector-Up HBTs
    Tseng, Hsien-Cheng
    Chen, Jhin-Yuan
    2009 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED), 2009, : 24 - +
  • [9] A compact thermal-via packaging design of GaInP/GaAs collector-up HBTs in small high-power amplifiers
    Lee, P. H.
    Chou, J. H.
    Tseng, H. C.
    2007 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2007, : 161 - 164
  • [10] Thermal Analysis and Packaging Optimization of Collector-Up HBTs Using an Enhanced Genetic-Algorithm Methodology
    Tseng, Hsien-Cheng
    Chen, Jhin-Yuan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (02): : 231 - 239