On the reconfiguration algorithm for fault-tolerant VLSI arrays

被引：0
作者：
Wu, JG [1 ]
Thambipillai, S [1 ]
机构：
[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 639798, Singapore
来源：
COMPUTATIONAL SCIENCE - ICCS 2003, PT III, PROCEEDINGS | 2003年 / 2659卷
关键词：
degradable VLSI array; reconfiguration; fault-tolerance; greedy algorithm; NP-completeness;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
In this paper, an improved algorithm is presented for the NP-complete problem of reconfiguring a two-dimensional degradable VLSI array under the row and column routing constraints. The proposed algorithm adopts the partial computing for the logical row exclusion so that the most efficient algorithm, cited in literature, is speeded up without loss of performance. In addition, a flaw in the earlier approach is also addressed. Experimental results show that our algorithm is approximately 50% faster than the above stated algorithm.
引用
收藏
页码：360 / 366
页数：7
相关论文
共 50 条
  • [21] A LINEAR FAULT-TOLERANT NAMING ALGORITHM
    BEAUQUIER, J
    GASTIN, P
    VILLAIN, V
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 486 : 57 - 70
  • [22] A fault-tolerant broadcasting algorithm for hypercubes
    Chiu, GM
    INFORMATION PROCESSING LETTERS, 1998, 66 (02) : 93 - 99
  • [23] A novel fault-tolerant parallel algorithm
    Wang, Panfeng
    Du, Yunfei
    Fu, Hongyi
    Zhou, Haifang
    Yang, Xuejun
    Yang, Wenjing
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2007, 4847 : 18 - 29
  • [24] RECONFIGURATION AND ANALYSIS OF A FAULT-TOLERANT CIRCULAR BUTTERFLY PARALLEL SYSTEM
    TZENG, NF
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (08) : 855 - 863
  • [25] ROBUST FAULT-TOLERANT CONTROL ARCHITECTURE-ACTUATOR FAULT DETECTION AND RECONFIGURATION
    Jayaram, S.
    Johnson, R. W.
    CONTROL AND INTELLIGENT SYSTEMS, 2010, 38 (01) : 1 - 7
  • [26] Double Fault-Tolerant LLC Resonant Converter With Reconfiguration Method
    Kim, Taewoo
    Choi, Seung-Hyun
    Choi, Dongmin
    Park, Jeong-Eon
    Moon, Gun-Woo
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (05) : 4651 - 4661
  • [27] Fault-tolerant control of distributed systems by information pattern reconfiguration
    Staroswiecki, M.
    Amani, A. Moradi
    INTERNATIONAL JOURNAL OF ADAPTIVE CONTROL AND SIGNAL PROCESSING, 2015, 29 (06) : 671 - 684
  • [28] Optimal fault-tolerant design approach for VLSI array processors
    Zhang, CN
    Bachtiar, TM
    Chou, WK
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (01): : 15 - 21
  • [29] An improved algorithm for accelerating reconfiguration of VLSI array
    Qian, Junyan
    Mo, Fuhao
    Ding, Hao
    Zhou, Zhide
    Zhao, Lingzhong
    Zhai, Zhongyi
    INTEGRATION-THE VLSI JOURNAL, 2021, 79 : 124 - 132
  • [30] Efficient Reconfiguration Algorithm for Three-dimensional VLSI Arrays
    Jiang, Guiyuan
    Jigang, Wu
    Sun, Jizhou
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 261 - 265
12345