On the reconfiguration algorithm for fault-tolerant VLSI arrays

被引：0
作者：
Wu, JG [1 ]
Thambipillai, S [1 ]
机构：
[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 639798, Singapore
来源：
COMPUTATIONAL SCIENCE - ICCS 2003, PT III, PROCEEDINGS | 2003年 / 2659卷
关键词：
degradable VLSI array; reconfiguration; fault-tolerance; greedy algorithm; NP-completeness;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
In this paper, an improved algorithm is presented for the NP-complete problem of reconfiguring a two-dimensional degradable VLSI array under the row and column routing constraints. The proposed algorithm adopts the partial computing for the logical row exclusion so that the most efficient algorithm, cited in literature, is speeded up without loss of performance. In addition, a flaw in the earlier approach is also addressed. Experimental results show that our algorithm is approximately 50% faster than the above stated algorithm.
引用
收藏
页码：360 / 366
页数：7
相关论文
共 50 条
  • [1] A run-time reconfiguration algorithm for VLSI arrays
    Wu, JG
    Thambipillai, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 567 - 572
  • [2] An improved reconfiguration algorithm for degradable VLSI/WSI arrays
    Wu, JG
    Srikanthan, T
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (1-2) : 23 - 31
  • [3] Fault-tolerant array processors via reconfiguration of two-level redundancy arrays
    Su, SYH
    Yao, R
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1633 - 1642
  • [4] On reconfiguration latency in fault-tolerant systems
    Kim, H
    Lee, S
    Hong, TW
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05) : 1181 - 1182
  • [5] A fault-tolerant reconfiguration scheme in the faulty star graph
    Chen, YS
    Sheu, JP
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (01) : 25 - 40
  • [6] Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm
    Ren, Yu
    Liu, Leibo
    Yin, Shouyi
    Han, Jie
    Wei, Shaojun
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (03)
  • [7] An efficient reconfiguration algorithm for degradable VLSI/WSI arrays
    Low, CP
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (06) : 553 - 559
  • [8] An efficient reconfiguration scheme for fault-tolerant meshes
    Chuang, PJ
    Yao, LC
    INFORMATION SCIENCES, 2005, 172 (3-4) : 309 - 333
  • [9] ComChain: A blockchain with Byzantine fault-tolerant reconfiguration
    Vizier, Guillaume
    Gramoli, Vincent
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2020, 32 (12)
  • [10] Smart Reconfiguration Approach for Fault-Tolerant NoC Based MPSoCs
    Silveira, Jarbas
    Cortez, Paulo
    Cadore, Alan
    Mota, Rafael
    Marcon, Cesar
    Brahm, Lucas
    Fernandes, Ramon
    2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
12345