A fail-silent reconfigurable superscalar processor

被引:0
作者
Kottke, Thomas
Steininger, Andreas
机构
来源
13TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS | 2007年
关键词
D O I
10.1109/PRDC.2007.16
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a reconfigurable superscalar processor with two modes of operation: In safety mode the two pipelines run in lock step, executing the same instruction sequence, thus allowing to detect hardware failures. In performance mode different instruction streams are executed in parallel, just like in a standard superscalar processor Considering that many embedded applications comprise a mixture of safety-critical and non safety-critical functions, the ability to dynamically switch between the two modes allows an efficient utilization of the duplicated pipeline. To complement the error detection enabled by the duplicated pipeline, non-duplicated components such as the register file are secured by parity. A systematic failure analysis shows that the proposed implementation can indeed detect all single faults in safety mode and that the ability to switch modes does not compromise the fail safe property. These encouraging results are finally confirmed by extensive fault injection experiments.
引用
收藏
页码:232 / 239
页数:8
相关论文
共 50 条
  • [21] A PERFORMANCE COMPARISON OF SEVERAL SUPERSCALAR PROCESSOR MODELS WITH A VLIW PROCESSOR
    LENELL, J
    BAGHERZADEH, N
    MICROPROCESSORS AND MICROSYSTEMS, 1994, 18 (03) : 131 - 139
  • [22] Multiple context multithreaded superscalar processor architecture
    Loh, KS
    Wong, WF
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (03) : 243 - 258
  • [23] Scheduling on a Superscalar Processor Using the Chain Technique
    Meng, Lin
    Moriwaki, Nobihiro
    Oyanagi, Shigeru
    2014 INTERNATIONAL CONFERENCE ON ADVANCED MECHATRONIC SYSTEMS (ICAMECHS), 2014, : 398 - 403
  • [24] THE FLOATING POINT PERFORMANCE OF A SUPERSCALAR SPARC PROCESSOR
    LEE, RL
    KWOK, AY
    BRIGGS, FA
    SIGPLAN NOTICES, 1991, 26 (04): : 28 - 37
  • [25] The effect of instruction dependency on superscalar processor performance
    Zhu, Y
    Wong, WF
    PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 215 - 226
  • [26] An energy-efficient clustered superscalar processor
    Sato, T
    Chiyonobu, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 544 - 551
  • [27] A Two-dimensional Superscalar Processor Architecture
    Uhrig, Sascha
    Shehan, Basher
    Jahr, Ralf
    Ungerer, Theo
    2009 COMPUTATION WORLD: FUTURE COMPUTING, SERVICE COMPUTATION, COGNITIVE, ADAPTIVE, CONTENT, PATTERNS, 2009, : 608 - 611
  • [28] A framework for statistical modeling of superscalar processor performance
    Noonburg, DB
    Shen, JP
    THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 298 - 309
  • [29] Performance of the PN superscalar processor as estimated by simulation
    Arita, Takaya
    Ito, Hiroaki
    Sowa, Masahiro
    Systems and Computers in Japan, 1992, 23 (14) : 24 - 34
  • [30] The ultrascalar processor - An asymptotically scalable superscalar microarchitecture
    Henry, DS
    Kuszmaul, BC
    Viswanath, V
    20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 256 - 273