Comparison of GPU and FPGA based Hardware Platforms for Ultrasonic Flaw Detection using Support Vector Machines

被引:0
作者
Yuan, Yu [1 ]
Virupakshappa, Kushal [1 ]
Jiang, Yiyue [1 ]
Oruklu, Erdal [1 ]
机构
[1] IIT, Dept Elect & Comp Engn, Chicago, IL 60616 USA
来源
2017 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS) | 2017年
关键词
GPU; Support Vector Machine; NDT; flaw detection; TensorFlow;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study investigates the performance of different hardware platforms and development frameworks for efficient realization of an ultrasonic flaw detection algorithm based on the Support Vector Machine (SVM) classifier. The proposed algorithm is based on subband decomposition of ultrasonic signals followed by classification with a trained SVM model that uses subband filter outputs as feature inputs. Target host platforms include an FPGA-based Xilinx ZedBoard, a GPU-based Tegra System-on-Chip (SoC) and a high-performance computing (HPC) server with GPU accelerators. GPU development is done with CUDA library functions provided by NVIDIA and TensorFlow by Google. TensorFlow is a numerical computation library used primarily for building machine learning algorithms. RTL code for FPGA implementation is generated by System Generator tool by Xilinx. Implementation results show that while all platforms can achieve real-time operation with small data sets, scalability is a difficult challenge for embedded hardware. TensorFlow provides the shortest development time and enables code migration from servers to embedded systems.
引用
收藏
页数:4
相关论文
共 8 条
[1]  
Abadi M., 2016, TENSORFLOW LARGE SCA
[2]  
[Anonymous], 2014, P 22 ACM INT C MULTI
[3]  
Bergstra J., 2011, BIG LEARN WORKSH NIP
[4]  
Jiang Y., 2017, 2017 MIDW S CIRC SYS
[5]  
Oruklu E., 2011, SPRINGER J OFSIG SEP
[6]  
Virupakshappa K., 2016, 2016 IEEE ULTRASONIC, P1
[7]   Ultrasonic Flaw Detection using Support Vector Machine Classification [J].
Virupakshappa, Kushal ;
Oruklu, Erdal .
2015 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2015,
[8]   FPGA-Based Configurable Frequency-Diverse Ultrasonic Target-Detection System [J].
Weber, Joshua ;
Oruklu, Erdal ;
Saniie, Jafar .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (03) :871-879