A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS

被引：12

作者：

Barale, F. ^{[1
]}

Sen, P. ^{[1
]}

Sarkar, S. ^{[1
]}

Pinel, S. ^{[1
]}

Laskar, J. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30308 USA

来源：

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2010年 / 20卷 / 07期

关键词：

CMOS integrated circuits; frequency divider; millimeter-wave circuits; phase-locked loop (PLL);

D O I：

10.1109/LMWC.2010.2049444

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents, for the first time, a 60 GHz four-channel standard compatible heterodyne frequency synthesizer solution with low-cost reference signal. The presented PLL features a dual-core varactor-based LC cross-coupled voltage-controlled oscillator (VCO). The measured phase noise is -80.1 dBc/Hz at 1 MHz offset, and it is limited by the phase noise of the reference signal. The measured output spectrum shows spur suppression higher than 32 dBc. Using the lowest reference frequency to date (27 MHz), the presented PLL is suitable for applications in low cost fully integrated multi-gigabit 60 GHz CMOS radio transceivers.

引用

页码：411 / 413

页数：3

共 50 条

[31] Design of radiation hard phase-locked loop at 2.5 GHz using SOS-CMOS
Partha Pratim Ghosh
Jung Sungyong
JournalofSystemsEngineeringandElectronics, 2009, 20 (06) : 1159 - 1166
[32] Fully integrated 1.5-v 5.5-GHz CMOS phase-locked loop
Hung, CM
O, KK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (04) : 521 - 525
[33] A 62-6601GHz phase-locked loop in 0.13um CMOS technology
Tsai, Kun-Hung
Liu, Shen-Iuan
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 113 - +
[34] A 2 V 1.6 GHz BJT phase-locked loop
Chen, WZ
Wu, JT
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 563 - 566
[35] 60 GHz Frequency Conversion 90 nm CMOS Circuits
Kantanen, Mikko
Holmberg, Jan
Karttaavi, Timo
Volotinen, Juha
2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 60 - +
[36] 5 GHz Phase-Locked Loop With a Phase-Adjusting Function
Kuo, Yue-Fang
Kuo, Ying-Yan
Lin, Jia-Chuan
IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2023, 33 (05): : 583 - 586
[37] A 90 nm CMOS 15/60 GHz frequency quadrupler
Souliotis, G.
Plessas, F.
Liakou, F.
Birbas, M.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (11) : 1529 - 1545
[38] Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Handique, J.
Bezboruah, T.
WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 1047 - +
[39] A 15-20GHz Delay-Locked Loop in 90nm CMOS Technology
Chang, Jung-Yu
Chuang, Chi-Nan
Liu, Shen-Iuan
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 213 - 216
[40] A 90 nm CMOS 14.5 GHz Injection Locked LO Generator with Digital Phase Control
Axholt, Andreas
Sjoland, Henrik
2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 1004 - 1007

← 1 2 3 4 5 →