A fast digital fuzzy processor

被引：28

作者：

Gabrielli, A ^{[1
]}

Gandolfi, E ^{[1
]}

机构：

[1] Univ Bologna, Dept Phys, I-40127 Bologna, Italy

来源：

IEEE MICRO | 1999年 / 19卷 / 01期

关键词：

D O I：

10.1109/40.748798

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This digital fuzzy processor-designed and realized in 0.7-mu M CMOS technology-demonstrates a processing rate from 80 to 320 NS. A parallel-pipeline architecture supports fast selection of the active fuzzy rules.

引用

页码：68 / 79

页数：12

共 11 条

[1]

EICHFELD H, 1994, IEEE 4 INT C MICR NE, P310

[2]

GABRIELLI A, 1997, FUZZY HARDWARE ARCHI, P197

[3]

GABRIELLI A, 1995, ADV FUZZY THEORY TEC, V3, P327

[4]

GABRIELLI A, 1996, NEURAL NETWORK WORLD, V6, P661

[5] FUZZY-LOGIC IN CONTROL-SYSTEMS - FUZZY-LOGIC CONTROLLER .1. [J].

LEE, CC .

IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1990, 20 (02) :404-418

[6] APPLICATION OF FUZZY ALGORITHMS FOR CONTROL OF SIMPLE DYNAMIC PLANT [J].

MAMDANI, EH .

PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1974, 121 (12) :1585-1588

[7]

PAGNI A, 1993, IEEE INT C FUZZ SYST, P105

[8]

PEDRYCZ W, 1998, INTRO FUZZY SETS ANA

[9]

Sugeno M., 1985, IND APPL FUZZY CONTR

[10]

UNGERING AP, 1994, IEEE INT C FUZZ SYST, P297

← 1 2 →