BIST: Required for embedded DRAM

被引：0
|
作者：
Tanoi, S
机构：
来源：
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/TEST.1998.743349
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1149 / 1149
页数：1
相关论文
共 50 条
  • [1] BIST for embedded DRAM
    不详
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (01): : 7 - 7
  • [2] A programmable BIST core for embedded DRAM
    Huang, CT
    Huang, JR
    Wu, CF
    Wu, CW
    Chang, TY
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (01): : 59 - 70
  • [3] Programmable BIST core for embedded DRAM
    Natl Tsing Hua Univ, Hsinchu, Taiwan
    IEEE Des Test Comput, 1 (59-69):
  • [4] BIST-based bitfail mapping of an Embedded DRAM
    Kessler, BR
    Dreibelbis, J
    McMahon, T
    McCloy, JS
    Kho, R
    2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 2001, : 29 - 33
  • [5] Programmable at-speed array and functional BIST for embedded DRAM LSI
    Kume, M
    Uehara, K
    Itakura, M
    Sawamoto, H
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 988 - 996
  • [6] Single-Instruction based Programmable Memory BIST for Testing Embedded DRAM
    Lin, Chung-Fu
    Ou, Jen-Chieh
    Wang, Meng-Hsueh
    Ou, Yu-Sen
    Ku, Ming-Hsin
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 291 - 294
  • [7] A Programmable BIST for DRAM testing and diagnosis
    Bernardi, P.
    Grosso, M.
    Reorda, M. Sonza
    Zhang, Y.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [8] BIST for word-oriented DRAM
    Zakrevski, L
    Karpovsky, M
    Yang, SH
    1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 31 - 37
  • [9] A 1GHz embedded DRAM macro and fully programmable BIST with at-speed bitmap capability
    Lines, V
    McKenzie, R
    Oh, HJ
    Pyeon, HB
    Dunn, M
    Palapar, S
    Coleman, S
    Nyasulu, P
    Mai, T
    Pike, S
    McCready, J
    Defazio, J
    Kim, JK
    Penchuk, R
    Greenfield, Z
    Lange, F
    Mandler, A
    Jones, EC
    Silverstein, M
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 47 - 51
  • [10] NLTF Based BIST Circuit for DRAM Testing
    Sfikas, Yiorgos
    Tsiatouhas, Yiorgos
    2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
12345