Single edge clock (SEC) distribution for improved latency, skew, and jitter performance

被引:1
作者
Mueller, Jeff [1 ]
Saleh, Resve [1 ]
机构
[1] Univ British Columbia, Vancouver, BC V5Z 1M9, Canada
来源
21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS | 2008年
关键词
D O I
10.1109/VLSI.2008.36
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Synchronous clock distribution continues to be the dominant timing methodology for VLSI designs. As processes shrink, clock speeds increase, and die sizes grow, more-and-more of the clock period is lost to skew and jitter budgets. We propose to improve clock performance by focusing on the single, critical clock edge while relaxing requirements of the non-critical edge. A novel re-design of the traditional clock buffer is proposed as a drop-in replacement for existing clock distribution networks, yielding timing performance improvements of over 20% in latency and skew and up to 30% in jitter; alternatively, these timing advantages could be traded off to reduce clock buffer area and power by 33% and 12%, respectively.
引用
收藏
页码:214 / 219
页数:6
相关论文
共 14 条
[11]  
NARASIMHAN A, 2007, P ISQED
[12]   ELIMINATION OF PROCESS-DEPENDENT CLOCK SKEW IN CMOS VLSI [J].
SHOJI, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) :875-880
[13]  
Tawfik SA, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P73
[14]  
VELENIS RSD, 2004, P IEEE ICECS, P415