Bitmask-based code compression for embedded systems

被引:43
|
作者
Seong, Seok-Won [1 ]
Mishra, Prabhat [2 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Univ Florida, Dept Comp & Informat Sci, Gainesville, FL 32611 USA
关键词
bitmasks; code compression; decompression; embedded systems; memory;
D O I
10.1109/TCAD.2008.917563
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems are constrained by the available memory. Code-compression techniques address this issue by reducing the code size of application programs. It is a major challenge to develop an efficient code-compression technique that can generate substantial reduction in code size without affecting the overall system performance. We present a novel code-compression technique using bitmasks, which significantly improves the compression efficiency without introducing any decompression penalty. This paper makes three important contributions. 1) It develops an efficient bitmask-selection technique that can create a large set of matching patterns. 2) It develops an efficient dictionary-selection technique based on bitmasks. 3) It proposes a dictionary-based code-compression algorithm using the bitmask-and dictionary-selection techniques that can significantly reduce the memory requirement. To demonstrate the usefulness of our approach, we have performed code compression using applications from various domains and compiled for a wide variety of architectures. Our approach outperforms the existing dictionary-based techniques by an average of 20%, giving a compression ratio of 55%-65%.
引用
收藏
页码:673 / 685
页数:13
相关论文
共 50 条
  • [31] CODE COMPRESSION SCHEMES FOR EMBEDDED PROCESSORS
    Horti, Deepa
    Jamge, S. B.
    INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 438 - 440
  • [32] Bitmask aware compression of NISC control words
    Basu, Kanad
    Murthy, Chetan
    Mishra, Prabhat
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 131 - 141
  • [33] A class of code compression schemes for reducing power consumption in embedded microprocessor systems
    Benini, L
    Menichelli, F
    Olivieri, M
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (04) : 467 - 482
  • [34] Code compression for VLIW embedded systems using a self-generating table
    Lin, Chang Hong
    Xie, Yuan
    Wolf, Wayne
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1160 - 1171
  • [35] An instruction set architecture based code compression scheme for embedded processors
    Menon, SK
    Shankar, P
    DCC 2005: Data Compression Conference, Proceedings, 2005, : 470 - 470
  • [36] SAMC: A code compression algorithm for embedded processors
    Lekatsas, H
    Wolf, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1689 - 1701
  • [37] Code compression for the embedded ARM/THUMB processor
    Xu, XH
    Jones, S
    IDAACS'2003: PROCEEDINGS OF THE SECOND IEEE INTERNATIONAL WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2003, : 31 - 35
  • [38] Deductive glue code synthesis for embedded software systems based on code patterns
    Liu, Jian
    Fu, Jicheng
    Zhang, Yansheng
    Bastani, Farokh
    Yen, I-Ling
    Tai, Ann
    Chau, Savio
    NINTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2006, : 109 - 116
  • [39] Enhanced code compression for embedded RISC processors
    Cooper, KD
    McIntosh, N
    ACM SIGPLAN NOTICES, 1999, 34 (05) : 139 - 149
  • [40] Architectural Characterization and Code Compression in Embedded Processors
    Dias, W. R. A.
    Moreno, E. D.
    Barreto, R. da S.
    IEEE LATIN AMERICA TRANSACTIONS, 2012, 10 (04) : 1865 - 1873